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As the Navy progresses into the twenty-first century, new concepts in shipboard
electrical power management are being explored. One area of significant interest to the
Navy is utilization ofDC electrical distribution systems rather than traditional AC
distribution systems. The DC Zonal Electrical Distribution System is a prime candidate
for direct application to modern power distribution. This system employs solid-state
conversion devices to supply ships loads from one of two high-voltage DC busses. One
such device, a buck chopper, is the focus of this thesis. In order to validate this proposed
architecture, the startup and transient performance of these choppers must be explored.
The buck "chopper incorporates a control technique which employs both voltage and
current feedback in conjunction with feed-forward. Specific advantages of this control
technique with the buck chopper circuit include power source perturbation rejection, fast
dynamic response to both load and source voltage changes and a house curve for parallel
buck chopper operation. The design will include both over-current and thermal
protection in order to prevent circuit component damage. The focus of this thesis is to
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The purpose of this thesis research is to define and document the operating and
startup procedures for the hard-switched DC-to-DC buck choppers being utilized in the
Power Electronic Building Block(PEBB) testbed. The PEBB testbed serves as an analysis
tool for studying a prototype portion of future Naval power distribution systems. The
buck choppers consist of a power section and a controller that implements closed-loop
feedback with feed-forward.
As the Navy searches for new and better ways to improve the performance,
reliability,- and simplicity of modern warships, basic research into concepts facilitating
this goal must be undertaken. In the arena of power distribution systems, a future design
has been suggested by Dade [7] in which the primary power transmission lines of the
vessel would carry DC power at fairly high voltage levels. The power from these busses
would be distributed throughout the vessel by the use of solid-state power conversion
devices. The devices must be able to convert the distributed DC voltage level to the DC
or AC voltage levels of the loads. A modular control system which is able to perform
these functions reliably and simply would be of great benefit to future ship power system
designers. Integral to this proposed architecture is the proper operation of the DC-to-DC
buck chopper. Effective control will allow for utilization in these future power systems
due to the inherent simplicity of the control technique and the possibility of modular
design. This research will document the startup and operating procedures for the hard-
switched buck chopper.
The areas explored include a theoretical development of closed-loop control and
simulations of a single buck chopper for startup, load changes and overload conditions.
Also to be explored is the parallel operation of buck choppers into a load to determine
those individual specifications that must be guaranteed to prevent circuit degradation. A
description of the DC-to-DC buck chopper, including driver circuit, power conditioning,
inductor core sizing, and buck chopper physical layout is included in Chapter II. In
Chapter III, the theoretical basis for closed loop feed-forward control is presented. The
simulation results of the basic controller, and open and closed-loop control of the buck
chopper are reported in Chapter IV. In Chapter V, the prototype controller topology and
performance characteristics of the basic controller, open-loop control, and closed-loop
control bench tests are documented. The conclusions of this research and recommended
future studies are described in Chapter VI.
B. DC ZONAL ELECTRICAL DISTRIBUTION SYSTEM
One particularly interesting shipboard electrical distribution system, advocated
and described by Doerry [6], is the DC Zonal Electrical Distribution System (DC ZEDS).
This system promotes modularity of design within vessels by specifying that there be
only main power generation equipment, a port and starboard main power DC bus and all
other electrical distribution achieved through the use ofDC zones. Figure (1-1) illustrates
the basic topology of a zone within the DC ZEDS architecture. The port and starboard
DC busses for each zone carry 1 000 V DC power throughout the ship with higher
voltages possible as semiconductor switch capabilities improve. A Ship Service
Converter Module (SSCM) receives the 1000V DC input and produces a regulated power
at a lower DC voltage for use in Ship Service Inverter Modules (SSIM) and intermediate
voltage DC loads. The SSIM takes the lower DC voltage from the SSCM and converts it
into regulated AC power for use in the ships AC loads. Vital loads would utilize both
main power busses through diode steering.
T
SSCM #1 DC Load
Starboard Ship Service DC Bus
SSIM#1 AC Load
SSIM#2 AC Load
SSCM #2 DC Load
Port Ship Service DC Bus
Figure 1-1, Typical DC ZEDS zone
The voltage ratings of the SSCMs depend on where in the zone the unit is located and, of
course, power ratings are dictated by the attached load. The AC outputs of the SSIMs
would be at various voltage levels and frequencies in order to supply all different types
ofAC loads.
Some advantages of utilizing a zonal DC power distribution system with
dispersed solid-state power converters are cost savings associated with the elimination of
large electromechanical switchgear, optimization of the power generation equipment to
provide only the main DC power busses, minimization ofpower conversion steps
between generator and end user, and the potential advantage of fast semiconductor
devices improving shipboard power management under normal and casualty conditions.
Also of great interest is the commonality and modularity of the major building blocks
within the DC ZEDS concept. The Navy could save appreciably in the reduced training
and manning requirements as the electrical power distribution systems across the classes
of ships become more common. In addition, as future technologies come to fruition, the
best power conversion modules available can be easily implemented into the system by
ensuring interface criteria are met.
One such technology discussed by Doerry is the Power Electronic Building
Block [6]...
"The Power Electronic Building Block (PEBB) is a new device that integrates within a
single unit, all the elements required for generalized power processing. It will replace
many single application multi-component power control circuits with a single device that
delivers digitally synthesized power under device level control. PEBBs are a standard set
of snap together parts that start at the semiconductor chip level and build up to the system
level while integrating intelligence at various levels for custom performance - a power
electronic analogy of a microprocessor. Clearly this is an exciting possibility for the
future of power electronics; however, copious amounts of basic research must be
accomplished before such a device can be realized."
For now, the SSCM and SSIM must take on the roles as the major power
conversion devices within the DC ZEDS architecture. The SSCM must necessarily be a
DC step-down converter. One of the most popular topologies for this conversion process
is the buck chopper, whose operating and startup procedures must be thoroughly
explored. This topology was originally outlined by Morgan[13] for large power
applications utilizing solid state switches. The SSIM could be one of many inverter
topologies; however, the basic control needs for these topologies will be realized using
Digital Signal Processing and near real-time control. Utilizing this approach, the exact
control scheme could be changed with little if any modifications required to the existing
hardware. The selected control technique must be extendible to any type of switching
control scenario encountered by the types of converters described.
The buck chopper will be initially analyzed open loop to determine switching
losses, inductor performance and output voltage ripple. Closed-loop testing will include
transient testing for startup with load. This testing will validate the design parameters of
the controller. Transient load testing of a single buck chopper will be analyzed for correct
controller, suitable transient output voltage response and verification of the house curve,
which is necessary for load sharing. The last portion of testing will be the transient load
analysis of two buck choppers operating in parallel.
The testbed developed for the closed-loop feed-forward controller incorporates a
buck chopper. This will allow for testing the capabilities of the technique in an
application which is fundamental to the DC ZEDS architecture. A basic derivation of the
governing equations for a buck chopper is presented in the next chapter, along with a
description of the physical testbed built for the prototype controller. Chapter III will
outline the basis for the governing control equation and discuss circuit protective features
incorporated in the controller. Chapter IV will explore the computer simulation of the
buck chopper and controller model for startup, load regulation, source perturbation
rejection and parallel operations. Chapter V will discuss the prototype controller utilized
for this research. Finally, Chapter VI will summarize the results and explore future
research areas.
II. THE POWER SECTION
A. GENERAL DESCRIPTION
The buck chopper, or step-down converter, is a DC-to-DC converter in which the
input voltage is cyclically switched in a manner to produce an output voltage which is
less than the input voltage. The circuit incorporates a semiconductor switch, an LC filter
to reduce the output voltage ripple, and a free-wheeling diode to ensure that the inductor












Figure 2-1, Buck Chopper Schematic
1. Basic Buck Chopper Topology
The topology for the buck chopper is shown in Figure (2-1). There are two
modes of operation for the buck chopper depending on the current through the inductor.
The primary mode of operation is characterized by the current through the inductor being
continuous. In the other mode of operation the current through the inductor is
discontinuous. At some point during a switching period for discontinuous operations the
inductor energy is depleted as the current reaches zero and remains at zero until the
source is reconnected to the inductor via the switch. The source reconnect marks the
beginning of the next cycle. Owing to its linear input-to-output characteristics and lower
peak currents, it is attractive to design the buck chopper to remain in continuous inductor
current mode for normal operating conditions. As a result, this thesis will focus on the
continuous mode. A more detailed description of the discontinuous inductor current
operation of the circuit is found in reference [3].
Referring to Figure (2-1), the DC power source voltage is E and the switch is
operated at a constant frequency. When the switch is 'on', the diode is reverse biased and
the inductor accumulates energy from the source. When the switch 'opens', the source is
removed from the circuit and the free-wheeling diode provides a path for the inductor
current which supplies its stored energy to the capacitor and the load. The ratio of the
'on-time' to the switching period is termed the duty cycle. The capacitor reduces the
output ripple to an acceptable value, determined by the sensitivity of the load. In most
cases, the AC ripple is much smaller than the DC output voltage, with a reasonable value
being 0.5 % or less. The net result is that the LC low- pass filter passes the average of the
switched voltage while eliminating the high-frequency switching harmonics. For
notation purposes, capital letters will denote average value quantities while lowercase
letters will denote instantaneous quantities. The switch and diode in the buck chopper
circuit are assumed to be ideal for the following derivations. During the time that the
switch is closed, the governing equations are:
E = vL (t) + vc (t) (2-1)
<Mt)
dt














where the value of the output capacitance is assumed to be large enough so that vc is
equal to Vc , the duty cycle of the switch is D, and the period of the switch is T. The
assumption that the capacitor voltage is a DC value can be seen from:
vc (t) = vc (t) + Vc (2-6)
where vc (t) is the capacitor AC ripple voltage and vc (t) « Vc .























By equating Equations (2-5) and (2-11), an expression relating the input voltage
to the output voltage may be derived:
VC =DE (2-12)
Typical waveforms for the buck chopper are illustrated in.Figure (2-2), From the
beginning of a period T until the time shown as DT, the switch is 'shut' and the current
through the inductor, iL , rises. The current through the switch, is , is identical to the
inductor current while the switch is 'shut' so it also rises during this time interval. The
diode is reverse biased so the diode current, iD , is zero during this interval. The source
voltage is connected to the input-side of the inductor while the capacitor is connected to
the output-side of the inductor, so the inductor voltage vL is seen as the difference
between the two for this interval. When the switch 'opens', the source is isolated from
the rest of the circuit and the free-wheeling diode provides a path for the inductor current
to flow. "
.
Figure 2-2, Typical waveforms for a buck chopper with continuous inductor current
During this interval the inductor current falls while the switch current is zero due
to the switch being 'open'. The diode current is identical to the inductor current during
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this interval. Finally, by applying Kirchhoff s voltage law to the loop which includes the
inductor, diode and capacitor, and assuming zero voltage drop across the diode, the
inductor voltage is seen to be equal to the opposite of the capacitor voltage. These
waveforms should be referred to during the following discussion.
In order to select an inductor for the converter which is sufficiently large enough
to maintain continuous current, an equation must be developed based on the circuit
components and parameters. This development follows starting with the average inductor
and load currents. The average load current is:
V.~ Imax + Imin
"•-R- 1-—
2~ (2" 13)
where the average inductor current is assumed to be equal to the average load current due
to the large capacitor size. In other words, the DC current will flow exclusively through
the resistor and the AC current will flow through the capacitor. The maximum inductor
current is found by solving Equation (2-13) for Imax.
2V
I max=-^-I m,n (2-H)
Substituting Equation (2-14) into Equation (2-11) yields:




min =T-Ml-D)-T +-^ (2-16)
Lcrit rv.
By setting the minimum inductor current to zero, the value of the critical inductance is
found:
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Lcnt =^— .(1-D) (2-17)
This minimum inductance value must be satisfied in order to ensure continuous current
operation of the buck chopper.
2. Component Selection
For laboratory implementation the nominal duty cycle was selected to be 0.75
based on an input voltage of 400 VDC and an output voltage of 300 VDC using Equation (2-
12). The operating frequency for the switch was selected as 17 kHz as a compromise
between audible noise, switch power loss and filter component size. Switch power loss
increases linearly with frequency while component sizes decrease. The resulting period
of the switch is 59 (isec. A full power rating was determined to be 9 kW, a value large
enough to demonstrate the PEBB concept but small enough to allow for laboratory
construction and testing. A 10% load of 1 00 Q was selected for determining the critical
inductance which was found from Equation (2-17) to be 737 uH. In order to have a load-
side filter with a very low resonant frequency, a 2000 uP capacitor was selected. The
components utilized in constructing the circuit are summarized in Table (2-1).
Switch International Rectifier IRGT1090U06
Insulated Gate Bipolar-Junction Transistor
(IGBT), with antiparallel diode
Capacitor Sprague Powerlytic 2000 uP, 450 VDC
Inductor (hand wound) 760 u.H (chopper# 1 ) 860 u,H (chopper#2)
Table 2-1, Circuit components
The combined switch and diode pack used in the buck chopper is a high-speed (25 to 100
kHz) and high-power (600 V, 90 A) device. As such, the voltage drop and switching loss
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during steady-state operation are small compared to the voltages and currents being
switched, thus justifying the assumption that the voltage drops across these components
are zero for the equations derived in this chapter.
The main purpose of the load-side 2-pole inductor-capacitor (LC) filter of the
buck chopper is to eliminate any switching harmonics ( 1 7 kHz) that otherwise would be
passed to the load. The low-pass filter also acts to decouple the primary rectified voltage




LCs2 +— s + 1
(2-18)
R
When the values of Table (2-1) are substituted into the transfer function, the Bode plots











Post Switch Filter Bode Plot (10% Load)
Frequency (Htz)
Frequency (Htz)
Figure 2-3, Post- Filter Bode plot for 100% load & 10% load
Figure (2-3) illustrates how the 17kHz switching noise is attenuated by 80 dB
and how the input 360 Hz ripple is attenuated by 18 dB at the load for load resistances in
the range 10Q < Rl < 100Q . It should be noted that due to the relative size of the
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capacitance as compared to the filter inductance and load resistance, variations in load
resistance between 10Q < Rl < 100Q have negligible effect on the overall Bode plot.
To further ensure no input-to-output communication of the 360 Hz input voltage
ripple, a prefllter is used to decouple the source from the buck chopper. The values of the
components were selected to further reduce the ripple from the rectifier bank while
maintaining some commonality. Hence a 2000uF computer grade electrolytic capacitor
along with Arnold's toroid core for the hand-wound inductor were used in the prefilter.
Capacitor Sprague Powerlytic 2000 uF, 450 VDC
Inductor (hand wound) 425 uH (chopper#l) 425 (chopper#2)
Table 2-2, Prefilter Circuit Components







Pre Switch Filter Bode Plot (100% Load)
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Figure 2-4, Prefilter Bode plot for 100% load & 10% load
As can be seen in both Figures (2-4), the source three-phase 360 Hz ripple is
attenuated 10.65 dB at the input to the switch and across Cf (Figure (2-5)). The
expanded topology of the buck chopper including the prefllter is documented in Figure
(2-5) while the pertinent information on the filters is recorded in Table (2-3).
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Prefilter (10%<PL<100%) Output filter (10%<PL<100%)








Hz uH mF dB dB Hz uH mF dB dB
Buck#l 172 425 2 -10 -79 129 760 2 -17.9 -87
Buck #2 173 425 2 -10 -79 120 875 2 -18.8 -86
Table 2-3
,
Summary oj ' filter component values and filter performance
B.
Figure 2-5, Simplified buck chopper circuit with prefilter
IGBT DRIVER CIRCUIT
The main switch used in the construction of the power section requires a set of
input voltages on the gate terminal which are properly controlled in magnitude with a
relatively high value of pulse source and sink current in order to operate properly. The
























Figure 2-6, IGBT gate drive circuit
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The heart of the driver circuit is the TOSHIBA TLP 250 gate drive photo IC
coupler. This device combines the high speed, high gate current, and optical isolation of
the control circuit in one package for ease of use. The 120/14 VAC , center-tap
transformer, diode configuration, and 1000 (iF capacitors produce an unregulated +10
VDC power supply which has a floating ground. The 0.1 \x¥ capacitor reduces any high-
frequency noise seen on the power supplies as a result of switching transients on the TLP
250. The high-speed diode and resistor connected to the TLP 250 diode allow for proper
current to be sent to the TLP 250 photodiode. The zener diodes prevent the voltage on
the IGBT gate from becoming too large thus protecting the gate circuit from damage.
Finally, the output resistor ensures proper impedance matching of the IGBT gate and
driver circuit while providing current limiting to the TLP 250 output transistors.
The operation of the circuit is straightforward. A 15 V input to the driver circuit
will cause the LED on the TLP 250 chip to assume the 'on' state. The optical sensor
within the chip will detect the condition of the diode and cause the output amplifier on
the chip to set the voltage on the IGBT gate 'high' at + 10 V, thus turning it 'on'. Use of
the optical isolator allows the output signal to float up to the switch voltage while the
input signal remains at an isolated ground. 1 ne :>tiay capacitance, associated with the
IGBT gate circuit and leads between the IGBT and driver circuit, is rapidly charged due
to the high source current capability of the TLP 250 output amplifier.
When the input voltage to the driver circuit is set to -1 5 V, the TLP 250 diode is
turned 'off, and the output amplifier will set the gate voltage to -10V. Once again, the
current sinking ability of the output amplifier enables the charge on the IGBT gate to be
16
removed very rapidly, enhancing the ability of the driver to be used in higher speed
circuit applications.
C. POWER SECTION TEST RESULTS
The power section was tested at frequencies ranging from 5 kHz to 27 kHz and
power levels from ranging 10% to 145% rated power (9 kW @ 100%). The switching
and diode loss from the IGBT pack was less than 200 W at full power, as measured from
the input and output voltage and current values. This required that the IGBT be mounted
onto a Delta NC-421 semiconductor heat sink[10]. The natural convection dissipation
capabilities of the heat sink are shown Figure (2-7). Operation of the IGBT's above 55%
of the rated power of the buck chopper generates more heat than the sink can dissipate by
natural convection. Thus, heat removal capacity was quadrupled by the addition of two
Globe model A-47-B15a-15T3-000 muffin fans with rated flow of 26 cf./min. The
addition of the muffin fans was required for sustained operations above 55% rated power.
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figure 2-7, Heat sink natural convection characteristics
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Figure (2-7) shows two curves representing the power dissipation capabilities of the heat
sink. The curve labeled horizontal applies to the heat sink when the sink is mounted in the
horizontal position while the curve labeled vertical applies when the sink is mounted in
the vertical position. To maximize the capability to remove heat, the sink was mounted in
the horizontal position.
Circuit stability for all conditions tested was verified and the inductor current was
found to be continuous at all loads greater than 10%. Operation of the driver circuit was
acceptable for all frequencies tested from 5 kHz to 30 kHz, with the supply voltages
ranging from +5 to +15 V. The audio output at frequencies below 17 kHz was
substantial, justifying the choice for the switching frequency of the controller to be at or
above 1 7 kHz. In addition, switching losses above 1 7 kHz would require the addition of
further heat sinking.
D. CORE SIZING
A properly sized core is integral to the proper operation of the buck chopper for
the desired output power range. Failure to identify the correct switching frequency can
lead to significant reductions in actual inductance that, if not accounted for, could cause
the switch to fail from over-current due to core saturation at high-power levels. An
iterative procedure to size the core starts with selecting a switching frequency [1 1]. If the
frequency of the chopper is variable, then the range must accompany the following
calculations. With minimum inductance calculated in Equation (2-17), the number of
turns (N) on a specific core is obtained from:
18
N = 1000VL/L.ooo (2-19)
Where the value Liooo is a manufacturer supplied value that represents the inductance
that could be achieved if the core was wrapped with 1 000 turns of wire and L is the
desired inductance. Using a standard table[9], the wire gauge is selected based on the
calculated maximum inductor current. The calculated peak current of 33.5 Amps yields a
10 gauge wire size. With this known, the maximum number of turns on the core is
derived from the manufacturer provided data sheet. If the calculated number of turns is
greater than the maximum wrap data, a larger core is required. Figure (2-8) shows a




























































MEAN LENGTH OF TURN FOR FULL WINDING




CORE SPECIFICATIONS WINDING DATA FOR FULL-WOUND CORE
PART NUMBER NORM INDmH NOMRM AWG TURNS DC RESISTANCE OHMS





219233 205 233 0.0052 12 271 0.098
133197 173 197 0.0062 13 339 0.141
156167 147 167 0.0073 14 424 0.221
Figure 2-8, Manufacturer's provided data sheet[l 1]
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With the correct core size chosen and the number of turns (N) computed, the




Core area (A) in cm2 is determined from the manufacturer's data sheet (Figure (2-8)),
Erms is the equivalent sinusoidal rms voltage across the coil and f is the switch frequency
in Hz. Erms is the output voltage of the chopper and occurs during the period when the




Where / , the mean magnetic path in cm, is provided by the manufacturer's data sheet.
Imax can be derived by computing (Imax - Imin) via Equation (2-5) and uncovering the
average load current. Equation (2-5) yields 5.8 amps and the average load current is 30
amps at 1 00% output power. Imax can be calculated by substituting those values into the
following equation:
Imax — 1m in
Imax = Iavg + ~ (2-22)
With maximum flux density and magnetizing force computed from Equations (2-20) and
(2-21), the relative permeability is computed according to:
B
M = jj". (2-23)
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This value represents the minimum permeability that the core must have in order to
remain non-saturated and must be compared with the permeability /J computed from the






where the effective core height in cm is:
he = h- 1.717r
z
od -id (2-25)
Core height 'h\ outside diameter 'od', inside diameter 'id' and radius V, all in cm, are
provided in the manufacturer's data sheet (Figure (2-8)). The core permeability will
degrade due to the principle of Incremental Permeability which is caused by a
superimposed DC biasing current and results in a lower relative permeability. This is
computed by applying the results of Equation (2-24) to Figure (2-9).
dc MAGNETIZING FORCE — OERSTEDS
Figure 2-9, Incremental Permeability vs. DC Bias[l 1]
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By showing that the core permeability after incremental losses is greater than the
conditional permeability computed from Equation (2-23), a proper size core has been
selected. In addition, to ensure peak efficiently of the inductor, Q, the ratio of reactance to
the effective resistance, should be maximized. Q can be optimized by reviewing the
manufacturer's provided curves, such as that one shown in Figure (2-10), and selecting a
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Figure 2-10, Manufacturer's provided Q curve[l 1]
Upon selecting the core using the procedure outlined above, the predicted
inductor losses are computed. The first aspect of inductor loss is the DC winding
resistance, which is computed by:
Rdc = /wNR12000 (2-26)
where lw is the mean length of each turn in inches (available from Figure (2-8)) and R is
the resistance per 1000 feet of wire to be used. In addition to the normal DC resistance of
a winding, there exists an incremental change in the winding resistance due to the skin
22
effects of an AC current. The following equation can be used to approximate the ratio of
the AC to DC resistance:
Rac
Rdc
= .96+.00335x 2 -.000038x
X ~~ " V (I + .00393(T- 20))
(2-27)
(2-28)
where f is the frequency in hertz, d is the wire diameter in inches and T is the temperature
measured in degrees Celsius. By applying the value determined in Equation (2-28) to this
ratio, the AC resistance is determined. The next step is to compute actual core losses
using Legg's equation:
Rac(core) = //Lf(aB»,.v+ c + ef) (2-29)
The values for the coefficients are provided with most manufacturer's specifications sheet


























0.25 20 1800 300 1.1 30 43
0.25 20 1800 250 1.2 28 37
0.25 20 1800 205 1.3 25 30
0.20 20 1800 173 1.4 25 25
0.20 20 1800 160 1.5 25 22
0.20 20 1800 147 1.6 25 20
0.20 20 1800 125 1.6 25 13
1.50 10 8000 60 3.2 50 10
7.0 4 75000 26 8.0 96 7.7
Figure 2-11, Electrical specifications and typical loss coefficients[l 1]
The total power loss is the summation of the three calculated losses as follows:
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rLoss — lavg K.dc + Irms (Ivac + K-ac(core)) (2-30)
E. PHYSICAL LAYOUT
Design specifications called for the following criteria:
Minimum output power: 9 kW
Switching frequency: 5-30 kHz
Input / Output: 400V (23 A) input and 300 V (30 A) output
Input filter resonance: 172 Hz
Continuous operations: loads > 10%
Based on these values and subsequent testing, the resulting source-side DC-to-DC
converters operate at a rated output power of 9 kW and a switching frequency of 1 7 kHz.
The basis for component selection stems from the design specifications given above.
Table (2-4) summarizes theoretical steady-state performance. Parameter
definitions are included with the topology overview. These parameters form the basis of
component sizing and selection. Since 2 large cores already existed from previous
research, only one set of cores were needed for completion of both buck choppers. Since
the two source choppers contain different size inductors, Table (2-4) provides data for
both converters.
From the specifications and data from Table (2-3), 600 V / 90 A IGBTs were
selected based on their high current density, rugged design, and simple gate-drive. An
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IGBT and diode pair comprise each module allowing collocation of the switch and diode
components of the buck converter topology. The data sheets for the IGBT are provided
in Appendix [A].
Value
Parameter Buck Converter # 1 Buck Converter #2
Pout 9.00 kW 9.00 kW
E 400.00 V 400.00 V
Vc 300.00 V 300.00 V
f
switch 17.00 kHz 17.00 kHz
fMine 360.00 Hz 360.00 Hz
Output filter f 129.09 Hz 120.31 Hz
Input filter f 172.63 Hz 172.63 Hz
d 0.75 0.75
^crit 735.29 uH 735.29 uH
L 760.00 uH 875.00 uH
Input filter L 425.00 uH 425.00 uH
C 2000.00 uF 2000.00 uF
Full Load Ilavg 30.00 A 30.00 A
Full Load Ilmax 32.90 A 32.52 A
Full Load Ilmin 27.10 A 27.48 A
Full Load A IL 5.80 A 5.04 A
10%LoadI lavK 3.00 A 3.00 A
10%LoadI lmax 5.90 A 5.52 A
10% LoadU 0.10 A 0.48 A
10% Load AIL 5.80 A 5.04 A
Table 2-4, Summary of component size and operating parameters
In order to achieve low output ripple while overcoming component heating concerns,
2000 uF electrolytic capacitors were chosen. In addition to filtering the output of the
source-side DC-to-DC converters, these capacitors were also used in the input LC low-
pass filters with 425 uH inductors. Input filtering was designed to decouple the buck
converter from the source.
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Two forms of protection are provided by the controller. IGBT thermal protection
is provided by over-current time-out utilizing the output current. Additionally, peak
current protection of the IGBT is accomplished by a pulse-by-pulse monitoring of the
inductor current. The pulse-by-pulse feature protects the IGBT from over-current spikes
by disabling the switch when high current peaks occur. This feature is quick acting. As a
result, once the immediate danger of the current spike is gone, the slower over-current
time-out takes over and shuts down the circuit.
Input, output and common plug connections are incorporated using ceramic
terminal blocks for each buck chopper. The physical layout of the power section is shown
in Figure (2-12). Cooling holes in the aluminum base plate, not visible in Figure (2-12),
allow air flow from the cooling fans.
Figure 2-12, Supply-side buck chopper physical layout
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With the source-side buck choppers constructed and tested, the next step is to
develop the controller. This will be detailed in Chapter III.
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III. CLOSED-LOOP FEEDBACK WITH FEED-FORWARD
A. BASIS FOR OPERATION
Four different control algorithms for the buck chopper were evaluated in a
previous thesis at NPS[4]. These included linear feed-forward, integrator-based feedback,
multiloop feedback and state difference feedback. The previous research work concluded
that state difference feedback provided excellent performance and satisfied stability
conditions for a wide variety of loads. Thus, a variation of state difference feedback
which included a feed-forward loop, a house curve and two methods of protection was
used to control the buck choppers. The feed-forward loop compensates for input voltage
variations-and the house curve guarantees current sharing when the converters operate in
parallel.
1. Theory of Operation
All of the rest of this section on Theory of Operation is taken from Smedley [1],
.





1 < t < T0N
[0 T0N <t<Ts .
In each cycle, the switch is on for a time duration T0N and is off for a time
duration T0FF , where T0N+T0FF=TS . The duty-ratio d=T0N/Ts is modulated by an
analog control signal v
ref(t). The switch input signal x(t) is chopped by the switch.
The frequency and pulse width of the switch output y(t) is the same as that of the
switch function k(t), while the envelope of y(t) is x(t)...
y(t) = k(t).x(t) (3-2)
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dt C v R ; K
dL 1
^—(e-Vc) (3-4)







With d already defined as the fractional interval that switch S is closed. This is
now a time varying interval, and a lowercase letter is used in contrast to the static
case in which D was used. The fractional interval that the switch is open is d'{\-
d).The next step is to with the equations according to the relative time the circuit
is in each sta. Thus Equations (3-3) and (3-5) are multiplied by d to obtain:








Similarly Equations (3-4) and (3-6) are modified in a like manner to obtain
Equations (3-10) and (3-1 1).
rfU=r (e - Vt) (3 - 10)
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The resulting equation is a junction of the switch duty cycle; this contrasts with
Equation (3-9) which does not depend upon d.
The next step in the development process is to introduce a small-signal
component to each variable, which is represented by a fixed value portion a small
signal portion. The following notation 'A" is used to represent the small-signal
portion.
e = E + e (3-13)
-
. iL = L + iL
Vc = Vc + Vc -
d = D + d
d'=(\-D)-d









k = Ir + 1r
The relations of Equation (3-13) are then substituted into Equations (3-9) and (3-
12) to obtain:






-(lL + iL-— -—
)
(3-14
dt C R R
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^ = ^-((D + J)(E + e)-Vc-vc) (3-15)
That there are zero-, first-, and second order terms allows us to simplify the
equations. The second order terms, which are products of two small-signal terms,
can be dropped in consideration of their relative size. Equations (3-14) and (3-15)
become:
dVc 1 Vc - Vc
dT-C^-R +,l -R> (3
" 16)
-^ = -(DE - Vc + Ed + De - Vc) (3-17)
dt L
These equations can be separated into two sets of equations. The first represents
the fixed part of the equations, and the second set the small-signal portion. The





Substituting Equation (3-18) into Equation (3-16) and Equation (3-19) into (3-17),
the second set of small-signal equations become:






-(E^ + De-vc) (3-21)
dt L
A circuit model, which is represented by the above equations, is shown in Figure
(3-1). This figure simultaneously includes the zero -order and first order terms















Figure 3-1, Buck chopper zero and first-order terms
The open-loop frequency response of a buck chopper is needed to design a complete
closed-loop system successfully. The analysis that follows applies to the idealized buck
chopper that has only the minimum number of ideal circuit elements. There are no
parasitic elements such as inductor resistance or series capacitor resistance included in the
ideal model.
In Figure (3-1), the small-signal analysis for the output response to perturbations
in duty cycle d is desired. Accordingly, all DC quantities established in Equations (3-18)
and (3-19) may be ignored. Further, since only output voltage variations due to d are
needed for a first look at open-loop characteristics, the perturbations in input voltage, e
,
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Figure 3-2, Simplified small-signal buck chopper representation
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LCs +— s + 1
= EF(s) (3-22)
Where E,L,C and R are constants. If the converter output voltage is used as the
feedback variable, then the output can be made to follow some input command. The
circuit shown in Figure (3-3) mimics such a system. For this arrangement, the system
'error' is given by Equation (3-23).



















Figure 3-3, Buck chopper with closed loop response
The 'Duty Cycle Converter' relates system error to duty cycle, and is assumed to






Thus, the control effort continues to operate until the error is driven to zero. Combining
Equations (3-22), (3-23) and (3-24), and solving for vc results in:
K












Figure 3-4, Buck chopper block representation of closed-loop response









The overall gain must be set so that the system gain peak at the LC resonant frequency
does not cause loop instability and there exists sufficient gain and phase margin. If the
resonant peak is removed, the overall system gain can be increased and system
performance improved.
2. State-Space Representation
The state-space representation of the buck chopper is useful in simulating
transient response. To develop a continuous-time state-space representation of the buck
chopper, the inductor current must be assumed continuous. Equations (3-3) and (3-4)
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define the operation of the buck chopper circuit. These equations can be expressed in the
following state-space form.
x = Ax + Bu






and the derivatives of the state variables are:
and the input vector is:














and the input matrix is:
B = L (3-33)
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The output of the system can be expressed as a linear combination of the states and the
inputs
y = Cx + Du (3-34)
3. Feed-Forward Control
The simplest method of control is based on Equation (3-35) for the steady-state
duty cycle as depicted in Figure (3-5) . The duty cycle is determined from the ratio of the
desired output voltage to the input voltage. This desired output voltage is the reference
voltage in all control schemes investigated. Although feed-forward can achieve good
steady-state regulation in low-loss buck choppers, the control scheme fails to achieve
acceptable control with load transients. A small change in the load can cause the output
filter to resonate and create large voltage peaks [4]. The feed-forward control does,
however, decouple variations in the input voltage to the output of the buck chopper. Thus,




=v~ = l[ (3
"35)
The state-space representation of the buck chopper is useful in simulating













Figure 3-5 Buck chopper block representation of feed-forward control
4. Integrator-Based Feedback
An integrator control can achieve zero-voltage regulation which is not possible
with linear feed-forward control. The integrator control functions by first creating an error
signal based on the difference between input voltage and the reference voltage. The












Figure 3-6 Buck chopper block representation of integral control
Therefore, if the output voltage is different from the reference voltage the duty cycle is
changed until the error reaches zero. The integrator control will compensate for nonlinear
elements that introduce a relatively fixed bias into the required duty cycle. Non-ideal
switching components, such as the IGBT and freewheeling diode, have small voltage
drops when conducting. These voltage drops will result in a voltage signal at the input to
the output filter that is lower than predicted. The output voltage will also reflect this
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reduction. The control eliminates this problem by providing an ordered duty cycle that
includes the required bias in order to overcome these voltage reductions. The integrator
does not decouple the input source as does the feed-forward method of control. To reduce
the effect of the coupling, the integrator gain is sufficiently low as not to reduce the
damping of the buck chopper circuit. This prohibits the controller from responding
quickly to load changes. Additionally, with the input coupled to the output, any change in
the input voltage will result in an immediate increase that is proportional to the value of
the duty cycle at the time of the voltage change multiplied by the change in the input.
The transient response of the buck chopper with integrator control is similar to
that of the feed-forward control method [4]. The method suffers from the stimulated
resonance of the buck chopper filter circuit. Yet, the advantage of zero-voltage regulation
makes it favorable as a component in a more complex control scheme. The response may
even be further improved through the use of both voltage and current errors in the integral
control. This complex control scheme will be developed in a later section.
5. Multiloop
The transient response of both the feed-forward and integrator control scheme is
unacceptable. Both methods failed in their ability to adequately control the overall natural
frequencies of the system. Multiloop involves the feedback of more than one signal. It
offers an enhanced ability to control the system and reduces the effects of the LRC
network by including both state variables, h and vc . In ref. [4] a control scheme was











After gains were optimized by proper pole placement, the multiloop control scheme test
results showed significant improvement in transient response when compared to simple
feed-forward or integrator-based design. The oscillations that did follow load changes
were significantly attenuated by the multiloop control scheme. However, the ability of
multiloop control to minimize load transient peaks was considered inadequate. The two
feedback parameters used, inductor current and output voltage, lag the output current
transient event which caused excessive overshoot and undershoot in the voltage. To
achieve quick output transient response without voltage sags, this scheme must be made
extremely sensitive. To do so, would require increasing the system gains to a level that
even minute changes in measured parameters or noise induced currents would cause
instability.
6. State Difference
The state difference method offers improved transient response over the
multiloop. To achieve the improved transient response, output current was included in the
control algorithm. While the multiloop control was driven by a voltage error signal and
variations in inductor current, both voltage error and current error signals are generated
with the state difference control model. The specific error signals are (i L - i ) and
(vc - Vref) . The duty cycle now responds immediately to any mismatch between inductor
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current and the output current. This difference represents the change in load current. In
addition, the duty cycle is driven to minimize the difference between voltage error and
load current error.
A house curve, necessary for parallel operations of two buck choppers, is
implemented by inserting a load sensitive term into the small-signal portion of the control
equation. At higher loads, the current term acts to introduce a larger negative small-signal
term. This has the overall effect of lowering the duty cycle which, in turn, lowers the
output voltage. By introducing a scaled current signal term into the integral and
proportional term, the control equation will show immediate response to changes in load
and the integral portion will drive the signal error to zero. As seen in Figure (3-7) the
output vokage is desired to be a decreasing linear function of load. Implementation of this
feature allows the load to be shared equally by two buck choppers running in parallel.
The slope of the proposed house curve was 1 volt/10% power. Thus, the low load voltage
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Figure 3-7, House curve for the state difference controller
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\dt) Vc"Vre/ +- -h(iL -i ) (3-37)
where
d(t) = time-varying duty cycle
Dss= vreffE (steady-state duty cycle)
hv = voltage gain
h,, = integrator gain
h, = current gain
vc = output voltage
vref= reference voltage
i = load current
iL = inductor current
E= input voltage
The small-signal portion of Equation (3-37) is:
d = -{hv+ hn \dt) --v„/+- -h(iL -i ) (3-38)
The derivative of the small-signal cycle is found from Equation (3-38)
dd 3l Svc
— =
-h—— + hv— + hnVc
at at ot
(3-39)












The formation of the A matrix is similar to that of Equation (3-32) except that the













From the A matrix, the characteristic equation is determined to be:




-(-— + -—)s2 +-— —- + E/I.- + 1 s + -— = (3-42)
RC L ' LC V R ) LC
The process for determining the required gains for obtaining specific pole placement is
based on the coefficients of this characteristic equation. The second and fourth
coefficients will reveal the required gain of h, and h>, directly. The third coefficient will
yield hv after h, has already been determined. The gains were selected to place the
system poles to provide a high degree of damping, quick transient response, no overshoot
and far enough away from the switching frequency of 1 7 kHz so as to avoid interaction
between the two. The multiloop model used for simulation has the system poles placed at
[-351, -3836,-8] (Hz). The pole selection is consistent with the earlier discussion. The
gains were calculated at a minimum load of 100 Q. As the load resistance decreases the
poles tend to migrate from the real axis. Computing the gains at the minimum load
ensures that the poles will be sufficiently damped for all values of loads. The gains h, , hv
and hn were determined to be:
h = 0.05 (3-43)
hv = 0.20
hn = 1.0
In addition, feed-forward was incorporated to decouple the input from the output and
provide quick response to fluctuations in source voltage. The overall state difference
control algorithm offers a significant improvement in transient response when compared
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to a simple feed-forward, multiloop or integrator-based designs. Figure (3-8) is the
closed-loop state-space averaged model depicted in a Simulink simulation diagram. A
clock and gain function were used to emulate the startup feature of the controller by
ramping the reference voltage. At the end of the startup phase, the reference voltage






































Figure 3-8, Buck chopper state-space representation with controller
B. PROTECTIVE FEATURES
An important benefit of any control scheme is the inclusion of protective features
that cause the controller to shutdown or interrupt operations in order to prevent damage to
the buck chopper or control boards. The component most likely to fail is the IGBT which
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generally fail form excessive junction temperature caused by over current. To prevent
switch failure, the control circuit incorporates a thermal shutdown feature that is set
below the 150 degree Celsius maximum junction temperature limit recommended by the
manufacturer. A thermocouple with a specified set point of 70 °C is mounted on the heat
sink close to the IGBT. This form of shutdown requires a reset signal in order to restart
the converter. The second form of switch protection is pulse-by-pulse current limiting.
The inductor current is monitored by the PWM chip during each cycle. If the current
during a cycle exceeds 70A, the IGBT is turned 'off for the remainder of that cycle.
- r -
Pulse-by pulse limiting does not require a user reset. The third type of protection is over-
current time-out. This protection occurs when the load exceeds 100% and prevents the
converterfrom running an overload condition for an excessive amount of time. This
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Figure 3-9, Buck chopper over-current protection setpoint
The next area to be explored is simulation of a state difference controller. The




The criteria for evaluating performance of the buck chopper are:
• Startup transient
• Load step change
• Input voltage perturbation
• Reevaluations of the above bullets with 2 converters in parallel
These studies are investigated by developing and implementing a digital simulation
model. Since the Power Systems Laboratory power is 'soft', the model will also include
source voltage droop. The simulation environment selected for modeling the closed-loop
feedback with feed-forward control was the Matlab™ high performance numeric
computation and visualization software. The software extension Simulink™ allows quick
and simplified simulation of systems which are modeled as objects in a graphic
environment 12 ].
The system models are implemented in two distinct levels. The highest of the
levels is the interface of Simulink. At this level, the objects that represent system
components are connected with lines which represent the signal paths between specific
components. These components may be obtained from the Simulink library or created by
the user if the library model is not sufficient. Once the required variables are initialized,
the simulation can be started from the Simulink Window (Figure (4-1)). The second level
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of the model is Matlab itself. This level uses the variables as initialized and records the
data in arrays for plotting. In addition, commands are issued at the Matlab command level
to force the change of variables during the simulations and plotting of the data. Such
commands include an m-file and the assignment of a new value to a variable. The m-file
is a script of Matlab commands that execute each time the script is called by name.
Simulink models are simulated through the integration of a set of ordinary
differential equations[12.]. The fifth-order Runge-Kutta method was selected as the
algorithm to numerically integrate this set of equations. This method works well with
mixed continuous and discontinuous systems. The accuracy of the method is based on a
preselected minimum step size in time. Though minimizing the number of steps
% % 3- % % >>- 3-
Sources Sinks Discrete Linear Nonlinear Connections Extras
SIMULINK Block Library (Version 1.3a)
Figure 4-1, Simulink graphic interface and libraries
will accelerate the computation time for a specified simulation time interval, the error
may prove to be unacceptable and a shorter step size will be required. This in turn will
require more computations and more memory. Based on the time constants anticipated
for the buck chopper and control, the minimum time size selected for simulations was
two microseconds.
The state-space equations were developed assuming a resistive load. Since the
power section of the buck contains a 2-pole output filter, the state-space model will
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contain an LRC network. Additionally, the 2-pole low-pass input prefilter was modeled
and placed in the signal path of the input voltage to the IGBT. From Equation (3-43), the
startup of the circuit is achieved by the linear rise in reference voltage. As reference
voltage rises, the steady-state duty cycle term, Dss, rises accordingly. Optimum gain
values were determined in Equation (3-43). The simplified Simulink schematic of the












































Figure 4-2, Simulink representation of buck chopper and controller
49
B. CONTROLLER MODEL
1. Buck Chopper Startup
As shown in Figure(4-2), the basic controller model developed for the Simulink
environment uses state-space Equation (3-14) to represent the buck chopper. The control
algorithm produces the duty cycle and feeds this signal to the representation of the buck
chopper. The state-space representation utilizes this variable and produces the averaged
output voltage vc and averaged inductor current iL. The Demux block in Figure (4-2) acts
as a conduit for the averaged state variables iL and vc from the state-space block. The
load is assumed to be purely resistive and thus the load current is computed from vc and
the load resistance. The difference between load current and inductor current multiplied
by hi form the current gain portion of the small-signal portion of the control Equation (3-
37). The state variable vc is used for proportional and integral voltage feedback where hv
and hn are the gains, respectively. A proportional load current term is incorporated in the
voltage loop to cause droop of the output voltage as load increases. This droop, called a
'House Curve', will allow paralleling of two or more matched converters. The feedback
gains hi, hv, and hn are used to manipulate the poles of the combined converter and
controller to provide a stable system and rapid dynamic response.
Startup of the circuit is simulated by a linearly ramping Vref causing the steady-
state duty cycle Dss to slowly increase to a preset value. When Vref reaches its low load
value of 305 volts, it remains constant. The ramp rate of 100 Volts/sec was selected to
limit the peak input current ensure proper switch protection during startup. During this 3
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second startup time, 90 Joules of energy must be placed on the output capacitor to charge
it to 300 volts. If two converters are paralleled and only one is started, 180 Joules of
energy must be supplied by the one converter , doubling the peak startup current.
Figure (4-3) shows iL, d and vc as a function of time during startup. The variable
d, a direct function of Dss, is shown to steadily increase as the reference voltage rises.
The average inductor current iL , is shown to rise. As discussed in Chapter III, the
elimination of overshoot is necessary to prevent load from shifting from one buck
chopper to the other during startup of the second.
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Figure 4-3, Simulated startup into 10% load
To ensure that no protective feature will be triggered during a startup into full load, the
ramp simulation was repeated again, this time using a 10 Q resistor as the load. The
results are provided in Figure (4-4).
Figure (4-4) illustrates that the average inductor current does not approach the
over-current protection set point of 67.5 amperes. To compute the peak inductor current,
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AiL was determined from Equation (2-11) to be 5 amps By applying this value with the
maximum average inductor current, the maximum peak current is determined in Equation
(4-1):
AIL
iLmax(t) = iLavg +— = 30A + 2.5A = 32.5A (4-1)
This feature will allow the operator to start the first buck chopper into any load
between 10% and 100% without any operating restrictions. Furthermore, Figures (4-3)
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Figure 4-4, Simulated startup into 1 00% load
2. Source Voltage Sinusoidal Variation
The next phase of simulation explores the effects of source ripple on the output
voltage and duty cycle during low-power and high-power operation . This simulation is
intended to show that the prefilter component sizing is sufficient to reject the input ripple
associated with the rectification of three-phase 60 Hz power. When three-phase 60 Hz
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power is rectified in a full wave rectifier, the AC component of the output will have a 360
Hz frequency. This simulation was performed to ensure that source voltage ripple does
not induce output voltage ripple via the feed-forward mechanism of the control scheme.
In order to model the rectifier ripple, the source voltage was modeled as the
summation of two parts. The first part is a DC value that is held constant with time. The
second component is a 4% AC (16 volts Peak-to peak) ripple [2] which represents the
maximum theoretical expected ripple without a rectification filter bank. These two
components are then added and filtered through the prefilter in order to model the switch
source voltage. The simulations of the controller response during high-power
operation(Figure(4-5)) and low-power operation (Figure4-6)) show negligible output
voltage ripple. Using the maximum of 16 volts ripple, the prefilter does not eliminate all
of the ripple, but reduces it to the point that it has no visible effect on the chopper output
voltage.
Vc, Switch input voltage, Duty Cycle vs Time: 760 uH Buck
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Figure 4-5, Simulation of controller high-power operation and ripple rejection
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Figure 4-6, Simulation of controller low-power operation and ripple rejection
As seen in the simulation results at high power, the prefilter and controller
demonstrate exceptional ripple rejection even when modeled at the maximum theoretical
expected ripple. Thus the basic model matches the theoretical result nicely.
3. Step Change in Source Voltage
To determine whether the controller and chopper can respond to typical
commercial power events, the next phase of simulation seeks to consider a step change in
source voltage. Such step changes are common to both shipboard and commercial
electrical distribution systems. The feed-forward loop of the controller was specifically
added to force the controller to react rapidly to this type of transient.
In order to mimic this phenomena, the aforementioned DC value of the switch
input voltage is divided into two parts. One part will represent the constant value of the
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switch voltage while the other portion will be introduced as a step function. A 10%
voltage change will be introduced and the transient responses explored. As stated in
Chapter III, the mechanism of feed-forward should provide immediate response to the
change in switch voltage. This is because the constant steady-state duty cycle is inversely
proportional to switch input voltage per Equation (3-35). The prefilter will also act to
slow down the rate of change of the input voltage and provide some buffering for the
feed-forward loop. The integral feedback will drive the error to zero and the output
voltage of the chopper circuit will return to its original value. The results of the
simulation are contained in Figure (4-7):
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Figure 4-7, Simulation of controller for 10% step increase in source voltage
As can be seen from Figure (4-7), the output voltage of the chopper initially drops
approximately -250 millivolts, but recovers within 200 milliseconds to the original output
voltage. The rate of recovery from this step change in source voltage is a function of the
integral gain. Since the value of the depression (0.08%) is insignificant, the performance
of the chopper to a step input change is excellent.
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Next, a negative step decrease in source voltage was investigated. As expected,
the feed-forward mechanism quickly responds to the change in source voltage while the
integral portion of the controller works to drive the final voltage back to the original
value as can be seen in Figure (4-8).
Vc. Switch input voltage, Duty Cycle vs Time 760 uH Buck
305
1
1 1 1 1 1 1 1





-i 1 i i r-




07 0.75 08 0.85 09 95 1 1.05 1.1
time (seconds)
Vc. Switch input voltage, Duly Cycle vs Time 760 uH Buck
304.5
304




f 74 745 75 755 076 765 77 775 78
time (seconds)
„0.9r
0.74 0745 75 755 76 765 077 775 078
time (seconds)
Figure 4-8, Simulation of controller for 10% step decrease in source voltage
Figure (4-8) illustrates the speed at which the controller manipulates the duty
cycle and drives the output voltage back to its the original value. Because of feed-forward
action, a 10% step change in input voltage causes a 0.13% deviation in the output
voltage. Figure (4-9) shows the effect of the control mechanism without the feed-forward
loop. The change in input voltage causes a large perturbation in the output voltage and
would make the buck chopper unsuitable for the desired application. Furthermore, the
large perturbation causes the controller to lower its duty cycle to zero, then raises it back
to 1.
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Figure 4-9, Simulation of controller for 10% step decrease in source voltage
Left (Without feed-forward) Right (With feed-forward)
4. Source Voltage Droop
Source voltage droop refers to the decrease in source voltage as source current
increases. Thus, as more load is added to the chopper, the source voltage decreases. This
in turn causes a higher nominal duty cycle which reduces transient 'head-room'.
In order to simulate the line droop, the source voltage is once again separated into
two parts; however, the line droop is first computed as a function of load current and then
multiplied by a scaling factor in order to mimic the observed laboratory voltage droop.
Testing of the buck chopper in the open-loop configurations showed that laboratory
source voltage drooped approximately 3 volts per amp. A combination of the load current
with a rate limiter are used to model source droop.
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Figure 4-10, Simulation of controller with source voltage droop
Figure (4-10) clearly shows the effects of modeling the voltage droop on the
switch input voltage. Even though this is a small load, 3 A of current lowered the switch
input voltage by 9 V. A consequence of the droop is that large loads cause even more
voltage droop and will cause the controller to increase the duty cycle, decreasing the
dynamic range of the control action. This loss of duty cycle 'head room' will cause poor
transient response when an increase in load is demanded.
5. Load Transient Analysis
Crucial to the proper operation of a buck chopper is its ability to respond rapidly
to transient load changes with minimal fluctuation in the output voltage. To model a load
transient three separate concatenated simulations were conducted. The concatenated
simulations switch from 10% to 100% and back to 10% load. The simulation
concatenation was necessary due to limitations in Simulink which do not allow on-the-fly
58
parameter changes inside the state-space block. Each concurrent simulation uses the final
values of the parameters of the previous run as initial conditions.
Figure (4-11) illustrates the rapid output voltage response for a simulated step
increase in load from 10% power to 100% power then back down to 10% power. In order
to isolate and document the effects of source voltage droop, the first study does not model
the effect.
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Figure 4-11, Step load change (without droop)
The controller responds rapidly to the load changes. Due to house curve
implementation, the duty cycle at high power is lower than the duty cycle at low power.
The controller shows fairly good response time with an approximate rise time of 1 .25
milliseconds and the transient does not exhibit any overshoot.
With the source voltage droop inserted into the model, the previously described
load changes are reevaluated. Figure (4-12) shows quick controller response, the effects
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of source voltage droop on the duty cycle and the house curve effect on the output
voltage.
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Figure 4-12, Step load change (with droop)
The detailed analysis illustrates rapid voltage response again and shows no
overshoot. In this simulation, the rise time is approximately 1 millisecond. The effects of
the voltage droop causes the feed-forward portion of the controller to increase the duty
cycle. This shows that the presence of source voltage droop decreases controller rise time.
The switch input voltage does not decrease as fast as the output voltage due to the
presence of the prefilter. The prefilter delays the effect of the voltage droop and allows
the controller additional time to respond to the load change. A necessary feature of this
controller is that no overshoot may exist, as previously discussed. The duty cycle is seen
to continue to increase past the rise time due to the droop of the source voltage.
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Figure 4-13, Final Simulink schematic for single buck chopper operation
C. PARALLEL OPERATIONS
To simulate the parallel operation of buck choppers, the model developed in the
previous section was modified to provide for a limited integrator term as well as to
modify the saturation values of the voltage gain. This must be done in order to limit the
maximum value and effects on the small-signal portion of the control equation as
implemented in the analog controller. These modifications were not required in the
previous studies because the small-signal portions of the control equation never exceeded
the threshold values implemented in the analog controller. The controller was then
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duplicated and the voltage output of the two buck choppers was made common. Each
buck chopper was simulated by using the aforementioned state-space equations with the
respective component values. Switch input voltage for the two choppers was also made
common and thus reduced a significant portion of the required data extraction. Analysis
was performed to determine whether a buck chopper could be paralleled with an on-line
existing buck chopper by using the previously discussed startup feature of the controller
and to determine whether the two choppers would share load. Since both buck choppers
were synchronized by the use of a phase-locked loop circuit, the averaged model is a
good representation of the actual model. Finally, dynamic analysis was performed to
ensure that the paralleled buck choppers could share load evenly in a dynamic load
environment. This simulation involved a 50% load step from 4.5 kW to 9.0 kW which
was readily available in the laboratory for future use with the prototype unit.
1. Startup of a Second Chopper
To perform analysis on the parallel configuration, the first buck chopper was
started and allowed to reach steady-state operation prior to starting the second buck
chopper. The results of the startup analysis are provided in Figure (4-14) and show the
long-term operation of the second converter coming on-line. As can be seen, the buck
machines share load after being placed on line. The duty cycle of the oncoming chopper
illustrates that it begins to assume load at 3 seconds after startup. A quick review of the
control equation (3-37) shows why the actual assumption of load is delayed. For the
oncoming machine controller, the output voltage is already at its steady-state value while
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the reference voltage is initially at zero. As a result, the voltage feedback portion of the
duty cycle is given by:
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Figure 4-14, Startup analysis for parallel operations
Since the duty cycle is bounded between and 1, the voltage portion of the feedback
clamps the duty cycle at zero. This demonstrates why the saturation block was
incorporated into voltage feedback portion and a limited integrator placed on the error
portion the model. The voltage feedback saturation was set at ±.24 and the integrator
was limited at ±.2 based on the prototype analog controller saturation points. With those
constraints in place the initial duty cycle created by the summation of the small-signal
portion of the control equation is significantly below zero. After the ramping is
completed, the reference voltage reaches 160 volts, the feed-forward portion of the small-
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signal equation exceeds the summation of the negative small-signal terms and a positive
duty cycle can be created. When a positive duty cycle enters into the state-space model,
vc(t) and il(t) start to rise and mitigate the large negative feedback terms. The net effect
delays the oncoming chopper from assuming a portion of the load and creates a very
nonlinear startup characteristic. This is caused by the fact that Vref has already achieved
its terminal value of 305 V before the duty cycle reaches its steady-state value. Despite
the high rate of duty cycle increase, the oncoming machine does not produce excessive
output voltage and there is no noticeable oscillation in output voltage after the oncoming
chopper assumes load. With two machines on-line sharing the same amount of load, the
switch input voltage remains at 394 volts and the buck chopper output voltage rises to
304 volts per the 'House Curve'.
2. Dynamic Load Environment
The previously developed model was utilized in a similar manner as outlined in
the single buck chopper transient analysis. The loads utilized for the transient analysis
mimic a 100% load condition and another that mimics a 50% load condition. As was
done in the previous dynamic load testing section, the studies are run consecutively and
the results are concatenated for display.
Figure (4-15) shows both buck choppers operating in parallel during a large
transient load shift. As was previously discussed in the transient section of single buck
chopper operation, the switch voltage undergoes a large step-like increase as load is shed.
Output voltage of the buck choppers shows rapid response with a settling time of
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approximately 2 ms and no overshoot. Furthermore, the large voltage droop associated
with the laboratory power causes the duty cycle to increase to .85 at 100% load. The
higher the duty cycle the less available 'head room' exists for transient response. With
this margin reduced by the addition of even larger load, the response time of the
controller increases. This is because the required duty cycle to achieve a rapid response
time would be larger than the maximum bound of 1 . As the distance between the steady-
state duty cycle and the maximum duty cycle narrows, the response time to an increase in
load lengthens.
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Figure 4-15, Step load change for parallel operations
With the buck chopper model simulation completed and investigated, the next




The development of the analog controller was designed to implement the state
difference equation formulated in Chapter III. In addition to the central control board, a
sensor board and phase-locked loop board are also described. The sensor board is used to
gather, isolate and scale the control board inputs while the phase-locked loop circuit
synchronizes the clock speed of the two separate control boards. The controller is
evaluated through a series of tests prior to connecting it to the power section of the buck
chopper. These tests are outlined in this chapter. After connecting the controller to the
chopper, closed-loop testing is explored and compared to simulation results. Lastly, two
buck choppers were load tested in parallel for further model validation. A Netlist with a
list of component values and locations for each circuit board is included in Appendix B.
A. CONTROL CIRCUIT DESIGN
The circuit block diagram depicted in Figure (5-1) illustrates the major
subsections of the controller in relation to the various parts of the buck chopper. These
subsections include a common power supply, a buffer stage, the main control, circuit
protection and the pulse width modulator (PWM). The signal derived in the main control

























Figure 5-1, Controller block diagram
The operation of the controller subsections is straightforward. Input and output
voltage are scaled using precision resistor networks, and the load and inductor current are
uncovered through the use of Hall effect sensors. Additional details are documented in a
later section. These four scaled signals are fed to a buffer stage to provide high
impedance isolation from the measuring devices to the controller. A single op amp circuit
establishes a reference voltage which is a scaled version of the desired output voltage.
The outputs from the buffers along with reference voltage are fed directly to the main
controller for use.
The main control stage implements the algorithm summarized in Equation (3-37)
as follows:
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where the currents and voltages from the sensors are scaled by 1/50 and 1/10
respectively. The output of the main control is a to 10V analog signal proportional to
the duty cycle. This is sent to the pulse width modulator chip which converts it to a gate
drive square wave signal. This driver circuit signal is fed to an optically isolated driver
board which is mounted directly on the IGBT. The circuit protection subsection acts to
disable the PWM when a circuit protective feature is initiated, or when operator
intervention, such as a shutdown, is initiated.
1. Power Supplies
A small isolated switching DC-to DC converter by Datel was used to establish the
±15 and +5 V for the control board. Isolation is provided by both the Datel and the
filament transformer used to power the Datel. Electrical isolation is important in order to
prevent circulating ground currents which could cause damage to the equipment and
circuit. Figure (5-2) shows the schematic diagram for the power supplies. All integrated
circuit supply pins on the controller have 0. 1 uF bypass capacitors to ground for transient
response and elimination of high-frequency noise on the power busses. A 1 17 to 14 Vet @
60 Hz transformer, a full wave bridge rectifier and a 2200 uF capacitor for ripple
produces an unregulated ± 1 1 VDC. This is sufficient to supply the Datel with its needed
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Figure 5-2, Controller power supplies
The DATEL can handle 1 Amp output current on the +5 V output and 200
milliamps on the ± 15 V terminals. The lOOOuF capacitors on the output of the Datel help
reduce switching noise.
2. 25 pin Connector and Buffer Stage
The controller buffer circuit shown in Figure (5-3) is constructed using one LM
342 quad operational amplifier configured for unity gain. The 25 pin connector interfaces
the inputs to the buffer stage on the control board. The buffer provides a high input
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Figure 5-3, Controller buffer circuit
3. Main Control Stage
The main control section excluding protection consists of an LF 347 quad
operational amplifier and an AD 534 analog voltage multiplier. As can be seen in Figure
(5-4), the main control section utilizes a reference voltage and the four buffered outputs
from the sensor board. The AD 534 is configured as a divider and establishes the steady-
state duty cycle Dss. Dss is simply the ratio of the reference voltage to the source voltage
and provides feed-forward control action. The LF 347 quad operational amplifier is
utilized to compute the current difference, (iL-io), compute the voltage error with the
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, integrate the voltage error term and sum all the resultant
terms. A unity gain differential amplifier establishes the current response term. This is fed
to the summing amplifier with a gain of 5. Thus, the small-signal gain for the current
feedback can be found using Equation (5-2) where the PWM chip requires a to 10V
signal for a to 100% duty cycle.
\0*d(t) = -^—oJ- (5-2)y/
10
v }
This can be simplified to:
\0*d(t) = h(iL-io) (5-3)
where loop. gain h = 05.
The voltage error with house curve is produced using a summing amplifier. The voltage
terms are set at unity gain while the load current term gain is 1/15. The equation for the
error voltage is:
Vref - Vc \ f lo"\
Verier = ~ ~ (5-4)
50 15U0/ v ;
This signal is simultaneously sent to a limited integrator and the final summing amplifier.
The integrator inverts and amplifies the signal by a factor of 1 00 prior to summing it into




This signal along with the voltage error signal of Equation (5-4) and current difference
signal of Equation (5-3) and Dss from the AD 534 are fed to the summing amplifier
which is configured for specific input gains as shown in Equation (5-6). The scaled signal
is:
Voutput — + 10Vo* + Verror+^
5 2
= 10*d(t) (5-6)
The scaled signal is produced in the operational amplifier shown in the upper right





















































Figure 5-4, Main control
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4. PWM Circuit
The other crucial component of the closed-loop feedback with feed-forward
control is the pulse width modulator, which is comprised of the UC3637 chip. It receives
the analog input signal 10*d(t) from the main control stage and produces a square wave
signal for the driver circuit. The duty cycle of the pulses is equal to the input analog
signal divided by ten. The output driver signal is fed to a driver board mounted directly
on the IGBT. In addition to producing the driver signal, the PWM chip also provides the
means for implementing pulse-by-pulse over-current and over-temperature protection. To
do this, the protection stage of the controller produces a signal that disables the PWM
chip when protection is required . By disabling the PWM stage, no driver signal is sent to
the driver-board and the switch is kept open. When the switch is shut, it is no longer
subject to over-current damage and will only be subject to over-voltage failure. The
PWM is energized by the ± 15 V regulated power and the +5 V reference voltage as
shown in Figure (5-5). The +5V reference voltage is used in the over-current protection



























Figure 5-5, Controller PWM circuit
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5. Protection, Startup and Reference Stage
The protection stage of the buck controller is comprised of two circuits. The first
includes the pulse-by-pulse feature of the UC3637 chip described in the previous section.
This circuit protects the IGBT from exceeding its 90A current rating. If a fault occurs, the
inductor current iL will rise rapidly. If its value exceeds 67.5 A, the signal fed to the
comparator located inside the PWM chip will cause the PWM output to go low. With no
signal sent to the IGBT driver board, the IGBT will remain open and the only mode of
switch failure would be that of an over-voltage condition (See Figure (5-6)).
The second protection circuit is over-current time out. This circuit protects
components from thermal damage when i exceeds a limit for a prescribed time. For the
buck controller, a 150% over-current / 1 second time out was designed. Utilizing the
operational amplifier in the UC3637 (pins 15-17), an integrator was designed such that if
the scaled signal i
o
/10 where to exceed 4.5V, the integrator output would reach -10V in 1
second. This voltage causes the comparator U7 output to go high which, in turn, causes
OR gate U5 2 to go to its high state. When this occurs, the output ofOR gate U5 4 will go
to its high state and send a high voltage to comparator U8. As a result, comparator U8
















Figure 5-6, Protection, startup and voltage reference circuit
The startup circuitry of the buck controller implements a ramp up of the duty
cycle to its steady-state value from zero initial conditions. When the controller is initially
energized, OR gate U5, goes high due to a +5V pulse generated by the RC circuit at input
pin 1. As a result, the output ofU5 4 toggles 'on' which , in turn, causes the output of
comparator U8 to go high. With the base of Ql positively biased, Ql turns 'on', which
causes pin 3 of the voltage follower U6 to go low and prevents a reference signal from
being generated. The end result is that a lockout occurs and prevents a duty cycle
waveform from being generated "instantaneously". Without such a lock out, an
instantaneous change in duty cycle would result in high currents and voltages causing a
protective feature to be initiated and the main switch to be shut down. With the initial
condition of d(t)=0, the buck chopper is started by ramping up the reference voltage,
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which will cause the duty cycle of the switch to ramp up at the same rate. This slow (over
a 3.5 sec period) and controlled ramping of the duty cycle ensures that the switch does
not experience excessive voltages and currents during the startup phase. By resetting
momentary switch labeled On/Reset in Figure (5-6), the OR gate U5 2 toggles to an 'off
state. This in turn causes the OR gate U5 4 to go to an 'off state. The comparator output
drops to a low state thus removing the positive biasing of Ql, which turns 'off. As a
result the input voltage applied to pin 3 ofU6 begins to ramp up through the charging
path established by RC (the combination of which produces a time constant of .6 second).
Ramping Vref causes d(t) to ramp to its operating value thus preventing large voltage and
current oscillations on startup. After startup, the reference voltage continues to be
supplied through the MCI 45 8 dual op amp package configured as a voltage follower /
inverting op amp pictured as U6 in Figure (5-6).
A manual reset button has been inserted in order to allow the operator to shut
down the controller and also allows the resetting of the reference voltage following
normal shutdown. This is facilitated by inserting a momentary reset switch into the over-
temperature path which feeds the OR gate U5 2 . Triggering the momentary switch pulses
U5 2 which causes the output of the OR gate to go to its high state. This output causes the
output of the OR gate U54 to go to its high state and inserts a positive voltage on the
positive input to the comparator U8. The comparator U8 output establishes a positive
voltage on pin 14 of the PWM circuit which causes the PWM to shutdown.
Figure (5-7) shows a picture of the analog controller and documents the physical
location of the components described above. The small potentiometer shown in the upper
77
center portion of Figure (5-7) corresponds to the adjustable resistor included in the lower
section of Figure (5-6). This potentiometer is used to adjust the reference voltage and thus
change the output voltage to compensate for any thermal drift that may occur during
circuit operation.
' '.>mm ft* U9 LM311:U7 FWMCHIPU3
'<»>*'•
Figure 5-7, Closed-loop feedback with feed-forward controller
B. SENSOR BOARD CIRCUIT DESIGN
The sensor board extracts the input and output voltages and inductor and load
current for both buck choppers. Voltages are reduced using a precision resistor network
which is then fed into an AD215 voltage isolator. This is necessary to ensure that the
buck chopper high voltage is not directly communicated to the controller. The current is
detected using two Hall effect current sensors. To avoid impedance mismatches the
AD215 voltage sensors and the Hall effect current sensors are fed into the unitary gain
buffer stage on the controller.
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1. Power Supply Circuit
A common power supply was used to provide power to the AD215 voltage
isolators and the Hall effect current sensors. As shown in Figure (5-8), a 1 17/28 VCT , 60
Hz transformer and full wave bridge rectifier with 2200 uF capacitors for ripple
smoothing yields unregulated ± 22 VDC. The unregulated voltage is fed to a set of
voltage regulators, the MC7815 and MC7915, producing +15 V. These three-terminal
positive and negative voltage regulators can handle in excess of 1 Amp output current
with proper heat sinks.


















Figure 5-8, Sensor power supplies
2. Voltage Measuring Circuit
The voltage sensing circuit is shown in Figure (5-9). In order to provide electrical
isolation to the control circuit, two AD215 voltage isolators are used to measure the buck
input and output voltages. The voltage range for the AD215 is +10 V. The 10V zener
diode limits the maximum voltage input to the AD215 in the event that the voltage
divider network fails. In addition, a 2 kQ resistor on the input of the AD215 protects the
device from excessive current should the zener fail during a voltage transient. The AD215
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was configured for unity gain operation, hence pins 3 and 4 were tied together. The
integrator requires a negative input voltage in order to generate the positive output
voltage for use in the comparator. In order to achieve an inverted input to the integrator,
the inputs to the voltage isolator were inverted. This is much simpler than setting up the
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Figure 5-9, Controller input signal voltage isolator
3. Current Sensing Circuit
The inductor current and load current are sensed using two CL-50 Hall effect
sensors. The Hall effect sensors provide electrical isolation between the current-carrying
conductor and the output of the sensor. As shown in Figure (5-10), the CL-50 requires
regulated ± 1 5 VDC and produces a scaled output signal that is one one-thousandth of
the RMS value of the current. A 100Q precision resistor is used to convert the current to
a voltage where the voltage produced by the Hall effect is proportional to 1/10 of the
current. This voltage is fed to the buffer stage of the control board.
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Figure 5-10, Current sensor circuit
PHASE-LOCKED LOOP
The phase-locked loop (PLL) circuit, depicted in Figure (5-11), was designed to
ensure that both buck choppers operate in synchronization. This is necessary to avoid
large circulating currents between the chopper output filters caused by the time variant
minor changes in voltages. The phase-locked loop draws power from the +15 V
regulated power located on one of the two control boards. The circuit requires frequency
inputs from each controllers PWM chip. These inputs are the oscillator frequency of the
PWM chips, where one is designated the master and the other is the slave. The PLL
circuit feeds back a signal to the slave PWM chip that causes that PWM to match the
phase of the incoming signal. To do this, the master and slave PWM waveforms are fed
to two comparators designed to toggle to the high state when the voltage of the input
waveform exceeds 9V. The outputs of the comparators are fed to a dual NOR gate R-S
flip flop connection. The combined NOR network acts to set the PLL output in the 'on'
state when the slave comparator exceeds the setpoint value of 9V and is held in the 'on'
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state after the comparator output toggles 'off. Likewise, the master signal is fed to its
comparator, which toggles 'on' when the master input voltage exceeds the threshold
value of 9V. The comparator output acts to reset the value of the NOR network. Thus if
the slave frequency lags the master frequency, the PLL will be placed in a set condition
longer than a reset condition. Since the output of the PLL is fed back to the slave PWM
frequency input, such a condition will result in an increase in the slave frequency. In case
the slave frequency rises above the master frequency, the NOR network will spend more
time in the reset condition than the set condition causing the frequency feedback signal




















Figure 5-11, Phase-locked loop circuit
CONTROLLER BENCH TESTS
The controller was bench tested to ensure proper protective feature operation and
output waveform generation prior to connection to the power section. Various inputs
were used to inject the necessary signals into the controller to evaluate response. The first
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test involved a series of simulated injected values to ensure that the PWM produces a
square wave output. The last two tests ensured that the protective features of the
controller would be invoked if the proper conditions were met.
1. Output Waveform Verification
The first test conducted is a basic open-loop test to verify that the unit generated a
proper output waveform. To implement this, the basic controller was run with a constant
scaled source voltage with a jumper installed in the main control section. This jumper
was used to close the loop and replaced the buck chopper itself. With the loop closed the
summing amplifier produced a small output signal d(t). The resulting duty cycle formed
from the voltage gain and current gain terms is fed back to the reference voltage input,
thus setting the error signal of the small-signal portion of the control (Equation (3-37)) to
zero. The result is a constant duty cycle determined solely by the feed-forward portion of















Figure 5-12, Controller output waveform
20 usec/div. CHI input to driver signal 5V/div
83
2. Pulse-by-PuIse Over-Current Protection
The pulse-by-pulse current limit feature of the UC3637 chip was tested to ensure
that protection would be initiated for the proper conditions. This would protect the IGBT
from exceeding its rated capacity of 90A. If a fault were to occur, then inductor current
would rise. When the value of iL/10 exceeds approximately 6.75 volts (corresponding to a
switch current of 67.5 amps), the PWM output goes low and does not reset until the
beginning of the next pulse. Thus if the scaled load current drops below 6.75 volts, the
PWM chip will be enabled at the beginning of the next pulse. This technique allows for
some current to be delivered to the load, but still protects the IGBT from exceeding its
rated values. Figure (5-13) shows the pulse-by-pulse feature as the scaled input load
current is simulated to rise above the threshold value of 6.75 volts.











Figure 5-13, Controller pulse-by-pulse output waveform
20 fisec/div. CHI input to driver signal 5V/div
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3. Time Out Over-Current Protection
The second form of circuit protection is the over-current time out protection. This
protects the circuit from thermal damage when the buck chopper is exposed to higher
than rated currents for a specified period of time. This feature is invoked when the
chopper exceeds 100% rated power and will follow a nonlinear time-out curve based on
the extremity of the condition (See Figure 3-9). To simulate a time-out condition, a scaled
voltage of 4.5 V was inserted into the i
o
/10 buffer stage of the controller. This
corresponds to an output current of 45 amps. This causes comparator U7 to send a
positive voltage to U5 2 (See Figure (5-6)), causing its output to go high. When this
occurs, the output ofU5 4 will go to its high state and U5 4 sends a positive signal to
comparator U8. When comparator U8 is sent the signal, its output goes high and sends a
shutdown signal to pin 14 of the PWM chip. This signal disables the PWM until a reset
momentary switch is pressed to clear the condition.
E. SINGLE BUCK CHOPPER OPERATION WITH FEEDBACK
With the protective circuitry and the proper PWM waveform verified, the jumper
was removed and the buck chopper was placed in the control loop for testing. The criteria
for testing the performance of the buck chopper are:
• Startup transient
• Load step change
• Input voltage perturbation
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The tests are conducted with various resistive loads. Dynamic load testing attempts to
imitate abrupt changes in load and facilitates the comparisons between laboratory results
and simulation results.
1. Buck Chopper Startup and Ripple Rejection
Startup and ripple rejection laboratory results were obtained when the buck
chopper was started with a 50Q load (20% of rated power) attached. The buck chopper
output voltage, AC (channel 1) and DC (channel 2), and the switch input voltage (AC
coupled) were recorded for comparison to the simulated results. In order to minimize the
noise introduced by a measurement device into the analog controller, the duty cycle
output was not measured. Instead, the performance of the buck chopper may be evaluated
by observing the output voltage. Figure (5-14) channel 3, clearly shows the buck chopper
output voltage climbing and slowly approaches its steady-state value after 3 seconds. This
is a result of the ramping of the duty cycle caused by the linear ramping up of the
reference voltage. The switch input voltage, channel 2, drops as a result of the buck
chopper load transient, but shows little ripple after the initial startup transient. The
presence of less than 10 millivolts ofAC coupled voltage on the output voltage (channel
1) after the transient shows that there is little communication of the rectification bank
ripple voltage to the output voltage. This tends to show that the assumption and modeling
of the prefilter was correct in that little low-frequency ripple reaches the load.
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Figure 5-14, Buck chopper startup and steady state for ripple rejection
500ms/div UPPER (Vout) 100 mv/div. MIDDLE (Vin) lOOmv/div LOWER (Vout (DC))
300v/div
2. Source Voltage Droop
The consequence of adding a large load to the laboratory power distribution
system was that the source voltage droops as a function of load. By repeating the startup
transient, a correlation between load and voltage droop may be easily determined. It
should be noted that the droop is not constant, but depends on overall load conditions at
the time of the experiment. The experiment was performed at approximately 1300 on a
workday afternoon and thus it is assumed to represent the typical droop characteristics for
a work day. Figure (5-15) shows channel 1 ( AC coupled output voltage), channel 2 (DC
coupled switch input voltage) and channel 3 (DC coupled load current). By comparing
the changes in switch input voltage to load current, the droop characteristic can be
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obtained. The source voltage sags from 425 V to a terminal value of 405 volts, while the
load current rises from zero to 6 amps, the resultant slope depicted on channel 2 is linear
and is determined to be 3 volts per amp of load current.
Figure 5-15, Buck chopper startup source voltage droop
500ms/div UPPER (Vout) 1 v/div. MIDDLE (Vin) lOOv/div LOWER (lout (DC)) 5a/div
3. Load Regulation
The final closed-loop circuit test performed was the load step changes. Prior to
conducting these tests, the controller gains were reevaluated. Although the values
incorporated in the initial design had provided excellent response characteristics, it was
found that excessive voltage gain in the control feedback resulted in a large amount of
output voltage noise. To provide excellent response characteristics without excessive






After these modifications were implemented on the control board, evaluation resumed.
To test the buck choppers in a dynamic load environment, load banks were arranged such
that one set would run continuously at 50% of the rated power while a second load bank
was intermittently placed on and off line by means of pulsed inverter bank. This
configuration was able to mimic a cyclic variation from 50% to 100%. Figure (5-16)
shows the independent transient response of the paralleled buck choppers for the cycled
step changes in load. The left panel illustrates the response of the master buck chopper, so
named because its controller sets the switching frequency for both. The right panel
represents the slave buck chopper. On either buck chopper, there is no current overshoot
(lower figure) and the settling time is identical for both buck choppers for both the higher
and lower-resistance steps. Once again, the feedback loop was able to eliminate the
undesired overshoot. Although the simulations were computed with different gains, the
results were similar.
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Figure 5-16, Closed-loop response to a load step change
10ms/div(Both Panels) UPPER (Vout(AC coupled)) 5 v/div. LOWER" (lout (DC))
5a/div(Both Panels)
With both buck choppers responding to a load change in a virtually identical manner, the
buck choppers were readied for parallel operation.
F. PARALLEL OPERATIONS
The buck choppers will first be tested in parallel ensuring the startup circuitry
provides a smooth transition between single chopper operation and parallel operation. To
do this the buck chopper startup circuitry will be tested by placing a buck chopper on-line
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and starting the second buck chopper to validate the startup sequence. The last phase of
testing will investigate the sharing of a dynamic load.
1. Buck Chopper Startup
In order to demonstrate a startup, the load current produced by each buck
chopper is monitored. To see how well load is shared, load current of each are directly
compared. In addition to load sharing, the output voltage should not undergo any rapid
perturbations. Figure (5-17) shows the startup results with the lower curve representing
the current output of the on-coming buck chopper and the middle curve representing the
current output of the on-line machine. The response was compressed in order to provide
the detail necessary to show the transient effects of starting a second buck chopper. As
was shown in the model, the oncoming machine's output is delayed by approximately 3.5
seconds as the value of the negative small-signal portions of the control equation (3-37)
decay away. After approximately 3 seconds, the startup circuit works with the controller
to produce a positive duty cycle for the oncoming machine. The resultant trace shows that
the oncoming buck chopper rapidly assumes load, while the on-line buck chopper rapidly
sheds load . following this initial delay in the second machine assuming load, an
additional 70 milliseconds is required before the two machines share load evenly. Figure
(5-18) shows the slight amount of circulating current between the two capacitors. This
circulating current is caused by a slight voltage differential between the output filters of
the respective buck choppers. This effect is further amplified by compressing the time
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scale. The time scale is compressed in order to fit as much of the startup sequence on the
figure as possible without losing the key details of the transient.







Figure 5-17, Paralleling a set of buck choppers UPPER (Vout(AC coupled)) 1 v/div.
MIDDLE- ONLINE BUCK(Iout (DC)) 5a/div
LOWER ONCOMING BUCK (lout (DC)) 5a/div
The output voltage was AC coupled to show that the rapid assumption and shedding of
load by the two choppers has no effect on the AC component of the output voltage. The
output voltage (DC coupled) was shown to rise when lowering the load. This follows the
prediction of the model and validates the utilization of the house curve. Finally, the two
choppers are shown sharing the load.
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2. Load Regulation
The final test run of the parallel combination of buck choppers was the dynamic
load test. The test set-up was the same as that outlined in the single buck chopper section
where the load was cycled between 50% and 100% of full power. The lower value was
selected to ensure sufficient load was on each machine to avoid discontinuous operation
during the lower load period. The upper limit was selected to ensure that the laboratory
power distribution system was able to deliver the load without forcing either buck
chopper to operate at 100% duty cycle. Figure (5-19) shows the combined response to the
outlined load change. The upper curve shows the output voltage AC coupled for transient
analysis. Due to the house curve effect, it is expected that the output voltage would lower
as additional load is added and would rise as that load was taken off. Thus the voltage
waveform for the analysis is similar despite different gain values between the two
comparisons. This is because the house curve portion of the model is very close to the
existing house curve incorporated in the controller. The middle curve represents the load
current produced by the master buck chopper. It is offset by approximately 1 amps from
the waveform produced by the slave buck chopper in order to clarify the picture and
provide better resolution to the reader. Both load currents are seen to be approximately
7.5 amps prior to the addition of load and then 15 amps after the load. Transition from the
low-load to high-load state is made within the model criteria of 15-20 milliseconds.
Likewise the transition back to a low-load state shows that each chopper is capable of
reaching the steady-state value within 15-20 milliseconds. Each of the two current
waveforms show the effects of the circulating current that was previously discussed, but
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in Figure (5-18) these effects are much more apparent. The current circulating between











Figure 5-18, Paralleling a set of buck choppers UPPER (Vout(AC coupled)) 1 v/div.
MIDDLE- ONLINE BUCK(Iout (DC)) 5a/div LOWER ONCOMING BUCK (lout
(DC)) 5a/div
With testing completed and summarized Chapter VI outlines the principle conclusions
derived from this work and sets forth recommendations for further areas of investigation.
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VI. CONCLUSIONS AND RECOMMENDATIONS
A. SUMMARY OF RESULTS
The ability of the state-difference feedback with feed-forward to properly control
the buck chopper has been established, but how does the controller measure up to the
criteria for the research listed in the introduction? The first requirement was to show that
the buck chopper could be started with a load between 10%- 100% without initiating any
protective features or any additional operating restrictions. The model and prototype both
showed that this could be achieved without any special operating instructions. The startup
procedure simply consists of connecting a suitable load to the output of the chopper,
providing
-a 400 VDC supply voltage, energizing the controller and pressing the start
button.
The second requirement was that the technique would allow quick response to
transient load changes. In regards to fast dynamic response to changes in the control
signal, the controller was able to respond to the change within 1 millisecond. The
controller with power section achieved the steady-state operation within 20 ms of the
imposition of the transient. The limiting element in dynamic response does not lie within
the controller, but rather the power circuit being controlled due to the filter response. To
achieve the high response speeds of the power section, the output filter of the buck
chopper must be redesigned to allow for quicker response. The rather large size of the
output filter capacitor hindered the response of the power section to rapid load changes.
To enhance controller response, the 2000 uF output capacitor was replaced with a 230 uF
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capacitor. The gain values were then reevaluated with the new component values. The
resulting gains are:
/z, = 0.1 (6-1)
hv = 0.05
fo, = 10
and produce the dominant control pole at 750 Hz. The dynamic response to a load
change now occurs in less than 1 millisecond. This is a vast improvement over the
previous selection of gain values. With the dominant control pole at 750 Hz and the
prefilter pole at 172 Hz, there is a small possibility of interaction between the two. The
replacement of the 2000uP capacitor of the prefilter with a 7700uP capacitor, moves the
filter pole to 82 Hz. This is close enough to a decade away from the control pole to ensure
that there will be no interaction between the two. Furthermore, the prefilter gain at 360
Hz is -24 dB. This is a marked improvement over the -10 dB of the original configuration
and will virtually eliminate all of 360 Hz ripple to the input of the switch.
The control pole location of 750 Hz has an additional benefit. During laboratory
testing a 60 Hz subharmonic was found on the 3-phase rectified laboratory supply power.
This is due to the buildings electrical distribution system phase loading mismatch. With
this exceptionally unbalanced configuration, a subharmonic voltage fluctuation is
introduced between the two operating phases and is manifested in 60 Hz ripple on the
rectified laboratory supply voltage. Since the dominant control pole is greater than a
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decade above the 60 Hz ripple, we did not expect any interaction between the two and
final bench testing proved this assumption to be correct.
The next requirement was to demonstrate the ability of the control routine to
allow the buck choppers to share load when in parallel. Recall that during the startup
portion of the parallel operation testing, a circulating current was detected between the
two capacitors. This action results from the use of two different inductance values on the
post filter of the buck chopper. During the switch 'on' time, the buck chopper with the
higher inductance builds up capacitor voltage at a slower rate than the other buck
chopper. Thus, with a voltage differential between the two capacitors, current flows from
the buck chopper that has the higher voltage to the one that has the higher inductance
value. During the switch 'off period, the buck chopper with the higher inductance will
lose its output voltage at a slower rate than the other buck chopper, thus current will flow
from the capacitor of the buck chopper with the higher inductance to the other buck
chopper and complete the cycle of the circulating current. An easy solution to this
phenomena may be realized by reducing the lead length between the outputs of the two
converters. This will minimize the stray inductance and help reduce the circulating
current. In so doing, the perturbations induced in the control cycle by the circulating
current will also be reduced to a negligible amount.
Finally, the last requirement was to demonstrate rapid response and effective
control for parallel buck choppers operating in a dynamic load environment. The buck
choppers operating with the original gain values and original power sections were able to
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achieve steady-state output voltage within 15 milliseconds when 50% additional load
was added and removed cyclically.
B. FUTURE RESEARCH AREAS
With the rapid sampling and quick processing times, implementation of the
algorithm on DSP boards available in the lab would make the controller more flexible.
The algorithm or just the gains would be software changeable.
1. Digital Signal Processing Application
The processing power of modern DSP chips makes the implementation of more
complex control algorithms possible. The speed at which the DSP controller can switch a
power converter is also increasing. The advantages of implementing the control on a
DSP board are flexibility, simplicity, and reproducibility. The control technique in this
thesis would require only simple arithmetic computations in software. The benefit (of
DSP control implementation) is the possibility of a rapid and accurate reproducibility,
which would be quite difficult to implement in the current prototype controller. This
would ensure that each buck chopper had the exact same gain values, behaved throughout
its life in the same manner and was insensitive to minor variations in temperature. With
rapid processing speeds, it becomes possible to reevaluate the computed duty cycle at a
rate in excess of the switching frequency. This would allow for exceptionally fast control
with the current limitations of the buck chopper only being the 'headroom' of the steady-
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Parameter Description Value Units
Vces Continuous collector to emitter voltage 600 V
l c 9Tc - 25°C Continuous collector current 90
A
lc ©Tc = 85°C Continuous collector current 60
l c @Tc = 100°C Continuous collector current 50
'lM Peak switching current 180
Um Peak diode forward current (1) 225
vGe Gate to emitter voltage :20 V
VtSOL RMS isolation voltage, any terminal to case, t= 1 min 2500
P D ®TC = 25°C Power dissipation 298 w
Tj Operating junction temperature range -40 to 150
°c
"•"STG Storage temperature range -40 to 125
(1) Duration limited by max junction temperature.
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IRGTI090U06 ior
Electrical Characteristics - T. = 25°C, unless otherwise stated
Parameter Description Min Typ Max Units Test Conditions
BVCES Collector -to-emmer breakdown voltage 600 — —
V
VaE »0V, lc = 1mA
VCE(ON) Collector-to-emitter voltage — — 3.0 VGE =15V. lci 90A
— 3.1 — VQE .15V.IC -90A,TJ = 150°C
VFV Diode forward voltage- maximum — — 2.8 l F = 90A, Vqe - 0V
— 2.6 — lF =90A,VGE = OV,T, = 150
,,C
Voe* Gate threshold voltage 3.0 — 5.5 lc =500uA
AVQElh Threshold voltage temperature coeff. — -11 — mV/°C VCE= VGE' 1C = 50°MA
Bto Forward transconductance 34 - 58 S(O) VCE = 25V.IC = 90A
CB Collector-to-emitter leakage current — — 1
mA
VGE = OVVCE =600V
— — 10 VQ6=0V,VCE=e0OV,TJ=150r
,C
'ges Gate-to-emitter leakage current - — ±1 uA Voe = ±20V
Dynamic Characteristics - T, = 150°C
Parameter Description Min Typ Max Units Test Conditions
^on Turn-on switching energy — 0.05 — RQ1 = 470^ = 00
Eon (1) Turn-off switching energy — 0.05 — mJ/A lc = 90A,Ls=100nH
Et. (D Total switching energy — — 0.12 Vcc = 3.60V. V0E = * 15V
'(((ore) Tum-on delay time — 70 — RQ1 « 470^ = 0*1
t, Rise time — 90 — lc = 90A
^(Olt) Turn-off delay time — 180 — VCC = 360V,.VQE = ±15V
t, Fall time — 250 — Lj. = 100nH
Irr Diode peak recovery current — 52 - A Roi = 47nRG2= on
trr Diode recovery time — 110 — ns lc = 90A
Or, Diode recovery charge — 3.0 — uC Vcc = 360V.VGe = ±'\5\r
Q
B.
Gate-to-emitter charge (tum-on) 150 - 280 V^. = 360V
Q9c Gate-lo-collector charge (tum-on) 70 — 140 nC lc = 90A
Q9 Total gate charge (tum-on) 26 — 42 VQE =15V
c tes Input capacitance — S800 - vOE = ov
Cobs Output capacitance — 660 — PF VCC = 30V
Cres Reverse transfer capacitance — 80 — f=1MH2
(1) Includes tail losses
Thermal and Mechanical Characteristics
Parameter Description Typ Max Units
Rauc (IGBT) Thermal resistance, junction tocase, each IGBT — 0.42
"C/WFt^e (Diode) Thermal resistance
.
junction to case , each diode - 0.7
fW (Module) Thermal resistance . case to sink 0.1 -
Wt
;
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Fig. 17 - Test Waveforms for Circuit of Fig. 16
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APPENDIX B. MATLAB SIMULATION CODE
The process of simulating the model using the following m-files is illustrated in
Figure (B-l).
% Determining Buck Circuit Parameters
% Specifications: 90 A IGBT's
% Analog controller patterned after SSCM.
% Want fres« fline = 360 Hz.
% Want continuous operations between 10% and 100% loading.
% Simulation sequence cycles through startup -> 10% loading -> full loading.
% Last mod: 15 Feb 97
% Constant Definitions
E =400.0; % input voltage of buck
Vcd =305.0; % desired output voltage of buck: 10%
Pout =9e3; % output power
Cf = 2000e-6; % chosen based on fres« fline & parts
Lfilt = 0.425e-3; % actual filter inductance value
Cfilt = 2000e-6; % actual filter capacitance value
rx_full = (VcdA2)/Pout; % low R value - full load current
rx_ten = (VcdA2)/(0.1 *Pout); % high R value - 10% load current
rxstart = rx_ten; % starting resistance
d = Vcd/E; % duty cycle
fline = 360.0; % 360 Hz ripple from 6 pulse rectifier
f = 18e3; % switching frequency
T = 1/f; % switching period
pw = d*T; % pulse width for switching noise SS model
% Menu bar choices to allow open loop and *
% closed loop testing of buck chopper #1 and #2. *
% Two choices for buck choppers since each has *
% different main inductor value. *
k = menu('Choose Simulation',760 uH Buck: Open Loop','875 uH Buck: Open
Loop',760 uH Buck: Closed Loop','875 uH Buck: Closed Loop');
if(k=l)
flag = 0; % flag = —> open loop simulation
L = 0.760e-3; % actual inductance value for buck 1 (3 stack)
elseif(k= 2)
flag = 0; % flag = —> open loop simulation




% flag = 1 —> closed loop simulation
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% flag = 1 --> closed loop simulation




% Determination of Lcrit: low load R determines *
R =rx_ten; % *
Lcrit = (T*R/2)*(l-d); % critical inductance *
% Determination of delta_I, Imax, Imin, ILavg *
% and IJoad at 10% load (11). *
0/************************************************
deltaj = ((E - Vcd)/L)*d*T;
Imaxjl =d*E*(l/R + (l-d)*T/(2*L)); % 11 max L current
Iminjl =d*E*(l/R-(l-d)*T/(2*L)); % 11 min L current
ILavg_ll = (Imaxll+IminJl)/2; % 11 avg L current
I_load_ll = Vcd/R; % 11 current
% Determination of Imax, Imin, ILavg *
% ^and IJoad at full load (fl). *
R = rxjull;
Imax =d*E*(l/R + (l-d)*T/(2*L)); % fl max L current ....
Imin = d*E*(l/R - (l-d)*T/(2*L)); % fl min L current
ILavg = (Imax+Imin)/2;llll=475e-6; % fl avg L current




% Determination of resonant peak for L / Cf LPF. *
0/Q * ******************** * * * *********************** *
fres=l/(2*pi*sqrt(L*Cf));
0/ ******************************************** * * *
*
% Determination of resonant peak for *





% Provides startup parameters for 9 kW, 1 8 kHz
% buck chopper. Calls buckcons.m, a constant
% file developed for above buck chopper.
% Last mod: 18Feb96
clear % clear MATLAB memory
buckcons




% desired characteristic polynomial;
S=poly(poles);
%-Gain calculations: Calculated using low starting
% resistance. Gains are utilized as
% first run starting point. Entry of manual
% gains can follow to give best overall
% response over all operating conditions. Use
% board resistors in practice to set gains.
R = rxstart;hi = ((L*R*CPS(2))-L)/(E*R*Cf);
hn = (L*CPS(4))/E + hi*L/2;
hv = ((L*R*Cfc S(3))-(E*hi)-R)/(E*R);
%hi=0.05;
% manual gain entry;
hi = 0.05;hn= l;hv=0.2;
% Function to verify poles obtained with gains
% match desired poles.
Am = [0 -1/L E/L;
1/Cf -l/(R*Cf) 0;
-hv/Cf (hi/L)+(hv/(R*Cf))-hn -hi*E/L ];
syspole — eig(Am); % check for correct poles
% SIMULINK no load parameters (are in addition
% to constants determined in buckcons.m)
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% ABCD state space parameters
A = [-l/(R*Cf) 1/Cf; -1/L ];
B = [ 0; E/L ];C = [ 1 0; 1];
D = [0; 0];
% Update initial conditions for integrators
Vciv =0; % initial Vc integrator value
iLiv =0.0; % initial hn integrator value
hnintiv = 0.0; % initial hn integrator value
tstart =0.0; % simulation start time
tstop =1.25; % simulation stop time




the startup of the buck
chooper
buckfull.m recieves data from







for all parametric data
buckten.m recieves data









% Provides fiill load parameters for 9 kW, *
% 1 8 kHz buck chopper. *
% *
% Last mod: 15Feb97 *
R = rx_full; % full load resistance value
% Function to verify poles obtained with gains *
% match desired poles. *
Am = [0 -1/L E/L
1/Cf -l/(R*Cf)
-hv/Cf (hi/L)+(hv/(R*Cf))-hn -hi*E/L ];
syspole = eig(Am); % check for correct poles
% SIMULINK no load parameters (are in addition *
%^to constants determined in buckcons.m) *
/ **********************************************
% ABCD state space parameters
A = [-l/(R*Cf) 1/Cf
-1/L ];
B = [ 0; E/L ];C = [ 1 0; 1 ];D = [ 0; 0];
0/ **********************************************











% Update initial conditions for integrators in *
% buckfull.m simulation. *
Vciv = Vc(length(time));
% Vc initial value for buckfull.m
iLiv = iL(length(time));
% iL initial value for buckfull.m
tstart = tstop;
% sim. start time for buckfull.m
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tstop = tstop + .5;
% simulation stop time for buckfiill.m
% This block only executes when cloosed loop *
% simulation selected. Flag value in buckcons.m. *
% This block allows passdown and updating *
% of values as done above for Vc and iL. *
if((k==3)|(k==4))
hnint_response = [ hnintjresponse; hnint];
% hnintiv initial value for buckfull.m
hnintiv = hnint(length(time));




% Provides 10% load parameters for 9 kW, 1 8 kHz *




% Last mod: 17FEB97 *
R = rxten;
% 10% load resistance value
% Function to verify poles obtained with gains *
% match desired poles. *
Am = [0 -1/L E/L;
1/Cf -l/(R*Cf) 0;
-hv/Cf (hi/L)+(hv/(R*Cf))-hn -hi*E/L ];
syspole = eig(Am); % check for correct poles
% SIMULINK no load parameters (are in addition *
% to constants determined in buckcons.m) *
0/ ******************* ********************** *******
% ABCD state space parameters
A = [-l/(R*Cf) 1/Cf; -1/L ];
B =[ 0; E/L ];
C = [10; 1];
D = [0; 0];
0/Q************************************************
% Data passdown before buck_ten.m simulation *
% begins. *
Vc_response = [ Vc_response; Vc];
iL_response = [ iL_response; iL];
d_response = [ d_response; d];
timer = [ timer; time];
vswitch_response=[vswitch_response;Vswitch];
% Update initial conditions for integrators for *
% buckten.m simulation *
Vciv = Vc(length(time)); % Vc initial value for buckten.m
iLiv = iL(length(time)); % iL initial value for buckten.m
tstart = tstop; % simulation start time for buckten.m
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tstop = tstop +.50; % simulation stop time for buckten.m
0/ *********************************************** *
% This block only executes when cloosed loop *
.
% simulation selected. Set flag value in *
% buckcons.m. This block allows passdown and *
% updating of values as done above for Vc / iL *
if((k= 3)|(k=4))
hnint_response = hnint;
hnintiv = hnint(length(time)); % hnintiv initial value for buckten.m







% Plot startup, change to 10% loading, & change *
% to full loading for 9 kW, 1 7 kHz buck *
% chopper. *
% *
% Last mod: 15 FEB 97 *
Vc_response = [ Vc_response; Vc ];
iL_response = [ iL_response; iL ];
timer = [ timer; time ];
d_response = [d_response; d];
vswitch_response=Vswitch;
datastep = 40: 1 :length(timer);






title('Vc, Switch input voltage, Duty Cycle vs Time: 760 uH Buck')
else







xlabel('time (seconds)');ylabel('Switch Input Voltage(volts)');
subplot(3,l,3),
plot(timer(datastep), d_response(datastep),'b'); grid
xlabel('time (seconds)') ;ylabel('Duty Cycle');
% If block only executes when closed loop *
% simulation occurring. Flag value set in *
% buckcons.m. This block sets final *
% hnint_response vector and allows expansion *
% for plotting. *
if((k= 3)|(k= 4))





APPENDIX C. NETLIST CONTROLLER, PLL AND IGBT DRIVER
CIRCUITS
The following pages detail the component value and netlist for the
controller, Phase lock loop and IGBT driver circuits. A netlist is generated by the Protel
EASYTRAX™ software and summarizes the relative location of parts on a printed
circuit board. The software is used to implement a computer aided physical layout of part
location and allows the designer a double check to ensure that the proper connections are
made prior to manufacturing a PCB. Upon final review by the designer, the software is
capable of creating a Gerber file, which may be utilized by computer aided mil machines
to produce the printed circuit board. The netlist is a listing of those components
connected- at.a specific location. Thus a netlist can aid during the manual population of
the printed circuit board by providing a ready reference for part location."
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NPS Documentation for Interim Analog Buck Chopper Controller
Table of Integrated Circuits with Descriptions
Symbol Component Description Function in Circuit
Ul LF347 Quad Op Amp Performs the main control law.
U2 LM324 Quad Op Amp Buffer the signals from the current and voltage
sensor.
U3 UC3637 PWM Controller Converts duty cycle to a PWM signal.
U4 AD534 Voltage Multiplier Determines the steady state duty cycle by analog
division of the input voltage and reference
voltage. Feedforward loop.
U5 7432 Quad OR Gate Latches the protection circuit trips for over-current
time-out and low control voltage.
U6 1458 Dual 741 Op Amp Establishes the reference voltage and start-up
ramp.
U7 LM311 Comparator Used in conjunction with the op amp in U3 as an
over-current time-out circuit.









Converter a triangle wave to a 20% duty cycle
square wave for the PLL.
.
Resistor, Capacitor and Diode Labeling
For the purpose of more easily locating components and understanding their function in the circuit, in
general the following format was chosen:














If a suffix is used then there are generally more than one of the same components connect to the
same pin.





Here are several examples:
D3 17- This is a diode connected to U3 pin 17.
Rl 13C- This is a resistor connected to Ul pin 13 and there are at least two more resistors connected
to that same node.
C006- This is a capacitor connect to U10 pin 6.
RJ4036Q- This i-s a resistor connected to J40 pin 36 and a transistor. This symbol is an exception to
the rule.
Vias and layout of the control board:
The board was layed out in EASYTRAX software and milled such that there are no isolated ground
















J25 - 25 pin D-sub connector that interfaces the controller with the signals from the PPI power
portion.
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Component List for the SSCM Prototype Analog Control Board
R411G R803 R102C C305
AXIAL0.4 AXIAL0.4 AXIAL0.4 RAD0.2
C603 R803G R101 C804
RAD0.2 AXIAL0.4 AXIAL0.4 RAD0.2
R603 C107 R113B C808
AXIAL0.4 RAD0.2 AXIAL0.4 RAD0.2
R603H D107 R110 C514
AXIAL0.4 DIODE0.4 AXIAL0.4 RAD0.2
R411 D106 R102A C708
AXIAL0.4 DIODE0.4 AXIAL0.4 RAD0.2
R607 R112G C203 C704
AXIAL0.4 AXIAL0.4 RAD0.2 RAD0.2
C902 R114 C210 C306
RAD0.2 AXIAL0.4 RAD0.2 RAD0.2
C905 R108 C212 cm
RB.3/.6 AXIAL0.4 RAD0.2 RAD0.2
C904 R110G C205 C104
RB.3/.6 AXIAL0.4 RAD0.2 RAD0.2
C907 R109 R024J C211
RB.2/.4 AXIAL0.4 AXIAL0.4 RAD0.2
C901 R102B R203 C204
RB.2/.4 AXIAL0.4 AXIAL0.4 RAD0.2
R112 R113A R205 C608
AXIAL0.4 AXIAL0.4 AXIAL0.4 RAD0.2
R807Q R113C R210 C414
AXIAL0.4 AXIAL0.4 AXIAL0.4 RAD0.2
R807H R106 R212 C408
AXIAL0.4 AXIAL0.4 AXIAL0.4 RAD0.2
R606 R313 C904D C604




















































Net List for the PEBB Buck Prototype Analog Control Board
NET1 U6-6 R603H-2 R106-2
R411G-2 R607-2 R603V-1 R101-2
R411-1 R606-1 ) Ul-1
U4-11 ) ( )
) ( NET10(io/10) (
( NET6 (Vref) R411-2 NET15
NET2 U6-7 R109-1 R112-2
C603-2 R607-1 R102A-1 R112G-1
U6-3 R102B-1 U2-13 Ul-12
R603-2 U4-10 U2-14 )
Ql-3 ) R316B-2 (
) ( ) NET 16
( NET7(+15V) ( R807Q-1
NET3 U6-8 NET11 U8-7
U6-1 R603H-1 C902-2 R807-2
U6-2 C904-1 C901-2 )
R606-2 R807H-2 U9-2 (
) R803-1 D902A-A NET17
( R313-1 D902B-A R807Q-2
NET4(-15V) C904D-2 R902-1 - Ql-2
U6-4 C808-1 ) )
C905-2 C708-2 ( (
C904D-1 C306-2 NET12 NET18
C305-2 CI 04-1 C902-1 R807H-1
C804-2 C204-1 C901-1 U3-14
C704-2 C608-1 U9-1 R807-1
Clll-2 C414-1 D901A-K C807-2
C211-2 U3-6 D901B-K )
C408-1 U7-8 ) (
C604-2 U8-8 ( NET19
U3-5 U2-4 NET13(+5V) R803-2
U7-4 U4-14 C907-1 R803G-2
U8-4 U9-4 C514-1 U8-3
U2-11 Ul-4 U5-14 C803-2
U4-8 R301-1 U9-7 )
U9-5 C807-1 J25-4 (
Ul-11 ) R907-2 NET20
R704-1 ( R504-2 CI 07-2
R316A-2 NET8 C501-2 D107-A
R318-2 R603-1 C907G-1 R113C-2
C316-2 R603V-2 ) Ul-7
) ) ( )
( ( NET14 (
























































































































































































































































































































































































D123 ". Ul NET4
lN4148or 1N914 TLP250 (Toshiba) C 148-2
DIODE0.4 DIP8 CI 04-2
D104A-A
DGATE2,DGATE1 U2 D104B-A




-jumper with opto LM78L05ACZ C108-1




























1. Defense Technical Information Center 2
8725 John J. Kingman Rd., STE 0944
Fort Belvoir, Virginia 22060-6218




3. Chairman, Code EC 1
Department of Electrical and Computer Engineering
Naval Postgraduate School
Monterey, CA 93943-5121
4. Robert Ashton, Code EC/Ah 2
Department of Electrical and Computer Engineering
Naval Postgraduate School
Monterey, CA 93943-5121
5. John Ciezki, Code EC/Cy




c/o James B. Allen



























3 2768 00336131 2
